{"id":"https://openalex.org/W2145442181","doi":"https://doi.org/10.1145/1988915.1988918","title":"A programming model for deterministic task parallelism","display_name":"A programming model for deterministic task parallelism","publication_year":2011,"publication_date":"2011-06-05","ids":{"openalex":"https://openalex.org/W2145442181","doi":"https://doi.org/10.1145/1988915.1988918","mag":"2145442181"},"language":"en","primary_location":{"id":"doi:10.1145/1988915.1988918","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1988915.1988918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3438381","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085697120","display_name":"Polyvios Pratikakis","orcid":"https://orcid.org/0000-0002-2700-1260"},"institutions":[{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Polyvios Pratikakis","raw_affiliation_strings":["FORTH-ICS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FORTH-ICS","institution_ids":["https://openalex.org/I4210121775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086758775","display_name":"Hans Vandierendonck","orcid":"https://orcid.org/0000-0001-5868-9259"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Hans Vandierendonck","raw_affiliation_strings":["Ghent University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University","institution_ids":["https://openalex.org/I2801227569"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045002283","display_name":"Spyros Lyberis","orcid":null},"institutions":[{"id":"https://openalex.org/I142617266","display_name":"University of Crete","ror":"https://ror.org/00dr28g20","country_code":"GR","type":"education","lineage":["https://openalex.org/I142617266"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Spyros Lyberis","raw_affiliation_strings":["FORTH-ICS, and University of Crete"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FORTH-ICS, and University of Crete","institution_ids":["https://openalex.org/I142617266"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005410613","display_name":"Dimitrios S. Nikolopoulos","orcid":"https://orcid.org/0000-0003-0217-8307"},"institutions":[{"id":"https://openalex.org/I142617266","display_name":"University of Crete","ror":"https://ror.org/00dr28g20","country_code":"GR","type":"education","lineage":["https://openalex.org/I142617266"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios S. Nikolopoulos","raw_affiliation_strings":["FORTH-ICS, and University of Crete"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FORTH-ICS, and University of Crete","institution_ids":["https://openalex.org/I142617266"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8802134990692139},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7556251287460327},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7040314078330994},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.6727798581123352},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.6646057963371277},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5967714786529541},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.46740418672561646},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4618472456932068},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4510594308376312},{"id":"https://openalex.org/keywords/parallel-programming-model","display_name":"Parallel programming model","score":0.4311175048351288},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.43060818314552307},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42517492175102234},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.42273271083831787},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.403217077255249},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.3668794631958008},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.33424344658851624},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.12137222290039062}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8802134990692139},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7556251287460327},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7040314078330994},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.6727798581123352},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.6646057963371277},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5967714786529541},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.46740418672561646},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4618472456932068},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4510594308376312},{"id":"https://openalex.org/C137364921","wikidata":"https://www.wikidata.org/wiki/Q27929394","display_name":"Parallel programming model","level":3,"score":0.4311175048351288},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.43060818314552307},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42517492175102234},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.42273271083831787},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.403217077255249},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.3668794631958008},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.33424344658851624},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.12137222290039062}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1988915.1988918","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1988915.1988918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:1864693","is_oa":false,"landing_page_url":"https://biblio.ugent.be/publication/1864693","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9781450307949","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/f33a11ae-1d5c-41ab-b604-18b20bd3ae24","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/f33a11ae-1d5c-41ab-b604-18b20bd3ae24","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Pratikakis, P, Vandierendonck, H, Lyberis, S & Nikolopoulos, D 2011, A Programming Model for Deterministic Task Parallelism. in Proceedings of the ACM SIGPLAN Workshop on Memory Systems Performance and Correctness. Association for Computing Machinery, New York, NY, USA, pp. 7-12. https://doi.org/10.1145/1988915.1988918","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:zenodo.org:3438381","is_oa":true,"landing_page_url":"https://zenodo.org/record/3438381","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3438381","is_oa":true,"landing_page_url":"https://zenodo.org/record/3438381","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[{"score":0.5699999928474426,"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321730","display_name":"Fonds Wetenschappelijk Onderzoek","ror":"https://ror.org/03qtxy027"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1510543252","https://openalex.org/W1969289728","https://openalex.org/W1978319530","https://openalex.org/W1981962444","https://openalex.org/W1987596260","https://openalex.org/W1988888548","https://openalex.org/W2010459485","https://openalex.org/W2013766080","https://openalex.org/W2043003055","https://openalex.org/W2066952803","https://openalex.org/W2085118703","https://openalex.org/W2087875803","https://openalex.org/W2090409324","https://openalex.org/W2101431901","https://openalex.org/W2104861744","https://openalex.org/W2106703803","https://openalex.org/W2109065830","https://openalex.org/W2113277707","https://openalex.org/W2113751407","https://openalex.org/W2115597529","https://openalex.org/W2122532513","https://openalex.org/W2129934486","https://openalex.org/W2134408405","https://openalex.org/W2134440791","https://openalex.org/W2138567239","https://openalex.org/W2157179926","https://openalex.org/W2163163794","https://openalex.org/W3016205154","https://openalex.org/W4240363966","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W118795575","https://openalex.org/W2145592252","https://openalex.org/W2407815036","https://openalex.org/W4255008187","https://openalex.org/W2036306661","https://openalex.org/W4291186713","https://openalex.org/W1965261831","https://openalex.org/W2953079396","https://openalex.org/W2110339542","https://openalex.org/W2999610704"],"abstract_inverted_index":{"The":[0],"currently":[1],"dominant":[2],"programming":[3,98],"models":[4],"to":[5,53],"write":[6],"software":[7,85],"for":[8],"multicore":[9],"processors":[10,79],"use":[11],"threads":[12],"that":[13],"run":[14],"over":[15],"shared":[16,35,75,89],"memory.":[17,76],"However,":[18],"as":[19,49,78],"the":[20,50,57,64,88],"core":[21],"count":[22],"increases,":[23],"cache":[24],"coherency":[25],"protocols":[26],"get":[27,80],"very":[28],"complex":[29],"and":[30,32,40,61,69,83,99],"ineffective,":[31],"maintaining":[33],"a":[34],"memory":[36,90],"abstraction":[37],"becomes":[38,86],"expensive":[39],"impractical.":[41],"Moreover,":[42],"writing":[43],"multithreaded":[44],"programs":[45],"is":[46],"notoriously":[47],"difficult,":[48],"programmer":[51],"needs":[52],"reason":[54],"about":[55],"all":[56],"possible":[58],"thread":[59,72],"interleavings":[60],"interactions,":[62],"including":[63],"myriad":[65],"of":[66,97],"implicit,":[67],"non-obvious,":[68],"often":[70],"unpredictable":[71],"interactions":[73],"through":[74],"Overall,":[77],"more":[81],"cores":[82],"parallel":[84],"mainstream,":[87],"model":[91],"reaches":[92],"its":[93],"limits":[94],"regarding":[95],"ease":[96],"efficiency.":[100]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":8},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2016-06-24T00:00:00"}