{"id":"https://openalex.org/W2084680271","doi":"https://doi.org/10.1145/1980022.1980288","title":"FPGA implementation & comparison of current trends in memory scheduler for multimedia application","display_name":"FPGA implementation & comparison of current trends in memory scheduler for multimedia application","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W2084680271","doi":"https://doi.org/10.1145/1980022.1980288","mag":"2084680271"},"language":"en","primary_location":{"id":"doi:10.1145/1980022.1980288","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1980022.1980288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference & Workshop on Emerging Trends in Technology - ICWET '11","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049429643","display_name":"Anusha Kulkarni","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"A. M. Kulkarni","raw_affiliation_strings":["VIT University, Vellore, India"],"affiliations":[{"raw_affiliation_string":"VIT University, Vellore, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070031566","display_name":"V. Arunachalam","orcid":"https://orcid.org/0000-0002-7203-4168"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Arunachalam","raw_affiliation_strings":["VIT University, Vellore, India"],"affiliations":[{"raw_affiliation_string":"VIT University, Vellore, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049429643"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.6125,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66804179,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1214","last_page":"1214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8642741441726685},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6517933011054993},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5777429342269897},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5431216955184937},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5048676133155823},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4586714208126068},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4258262515068054},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3885546028614044},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3834679126739502},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2676997184753418},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21491193771362305}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8642741441726685},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6517933011054993},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5777429342269897},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5431216955184937},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5048676133155823},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4586714208126068},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4258262515068054},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3885546028614044},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3834679126739502},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2676997184753418},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21491193771362305},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1980022.1980288","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1980022.1980288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference & Workshop on Emerging Trends in Technology - ICWET '11","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1570013696","https://openalex.org/W2096540124","https://openalex.org/W2113480331","https://openalex.org/W2115172404","https://openalex.org/W2145451976","https://openalex.org/W2165621818","https://openalex.org/W2167420553","https://openalex.org/W2172246561","https://openalex.org/W2297802428"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2364622490","https://openalex.org/W2043132862","https://openalex.org/W2334181344","https://openalex.org/W2401095501","https://openalex.org/W2362277122","https://openalex.org/W2558276258","https://openalex.org/W2934889147","https://openalex.org/W4293054943"],"abstract_inverted_index":{"Improvement":[0],"in":[1,94,147],"digital":[2],"signal":[3],"processing":[4,19],"makes":[5],"it":[6],"better":[7],"for":[8,48,62],"high":[9],"speed":[10],"application.":[11],"DSP":[12,32,49,63],"applications":[13],"such":[14],"as":[15],"multimedia":[16],"and":[17,87,96,137],"image":[18],"are":[20,107],"characterized":[21],"by":[22],"colossal":[23],"amount":[24],"of":[25,31,38,100,104,112,129],"data":[26],"accesses.":[27],"Today":[28],"cardinal":[29],"issue":[30],"application":[33,50,64,136],"is":[34,46],"to":[35,51,118,125],"reduce":[36],"impact":[37],"memory":[39,53,60,72,101,138,153],"accesses":[40],"on":[41,140],"execution":[42,148],"time.":[43],"Memory":[44],"Scheduling":[45],"important":[47],"use":[52],"bandwidth":[54],"effectively.":[55],"The":[56,67,98,109],"paper":[57,68,144],"recounts":[58],"all":[59,151],"scheduler":[61,139],"till":[65],"today.":[66],"also,":[69],"introduces":[70],"dynamic":[71],"access":[73,102],"scheduling":[74],"with":[75,150],"refresh":[76],"priority":[77],"scheduling.":[78],"H.264/AVC":[79],"provides":[80],"higher":[81],"coding":[82],"efficiency":[83,121],"through":[84],"added":[85],"features":[86,99],"functionality,":[88],"which":[89],"impose":[90],"additional":[91],"computational":[92],"complexity":[93],"encoder":[95,106],"decoder.":[97],"patterns":[103],"H.264":[105,135],"analyzed.":[108],"overhead":[110],"cycle":[111],"page":[113],"activation":[114],"has":[115],"been":[116],"reduced":[117],"improve":[119],"bus":[120],"which,":[122],"further":[123],"adheres":[124],"cut":[126],"down":[127],"latency":[128],"operations.":[130],"Experiment":[131],"results":[132],"from":[133],"running":[134],"Xilinx":[141],"FPGA.":[142],"Ultimately,":[143],"compares":[145],"reduction":[146],"time":[149],"previous":[152],"scheduler.":[154]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}