{"id":"https://openalex.org/W1987312123","doi":"https://doi.org/10.1145/1980022.1980252","title":"Novel asynchronous adders","display_name":"Novel asynchronous adders","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W1987312123","doi":"https://doi.org/10.1145/1980022.1980252","mag":"1987312123"},"language":"en","primary_location":{"id":"doi:10.1145/1980022.1980252","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1980022.1980252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference & Workshop on Emerging Trends in Technology - ICWET '11","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050252808","display_name":"H. Boddapati","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"H. Boddapati","raw_affiliation_strings":["CVR College of Engg, Ibrahimpatan, Hyderabad","CVR College of Engg, Ibrahimpatan, Hyderabad#TAB#"],"affiliations":[{"raw_affiliation_string":"CVR College of Engg, Ibrahimpatan, Hyderabad","institution_ids":[]},{"raw_affiliation_string":"CVR College of Engg, Ibrahimpatan, Hyderabad#TAB#","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"A. Naregalkar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Naregalkar","raw_affiliation_strings":["CVR College of Engg, Ibrahimpatan, Hyderabad","CVR College of Engg, Ibrahimpatan, Hyderabad#TAB#"],"affiliations":[{"raw_affiliation_string":"CVR College of Engg, Ibrahimpatan, Hyderabad","institution_ids":[]},{"raw_affiliation_string":"CVR College of Engg, Ibrahimpatan, Hyderabad#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103410702","display_name":"B. L. Raju","orcid":null},"institutions":[{"id":"https://openalex.org/I25051037","display_name":"Stanley Medical College","ror":"https://ror.org/0567p6j84","country_code":"IN","type":"education","lineage":["https://openalex.org/I25051037"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. L. Raju","raw_affiliation_strings":["Stanley Institute of Technology, Abids, Hyderabad"],"affiliations":[{"raw_affiliation_string":"Stanley Institute of Technology, Abids, Hyderabad","institution_ids":["https://openalex.org/I25051037"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050252808"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5403,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69259996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1055","last_page":"1055"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.886555552482605},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6918199062347412},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.6811684370040894},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5914598703384399},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.568494439125061},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5501773953437805},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5164854526519775},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.5085870027542114},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4701036810874939},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.4395636320114136},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.4167834520339966},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38475164771080017},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2513703405857086},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20920908451080322},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1854872703552246},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.18121081590652466},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.14828035235404968},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09920474886894226},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.08728793263435364}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.886555552482605},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6918199062347412},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.6811684370040894},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5914598703384399},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.568494439125061},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5501773953437805},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5164854526519775},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.5085870027542114},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4701036810874939},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.4395636320114136},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.4167834520339966},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38475164771080017},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2513703405857086},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20920908451080322},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1854872703552246},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.18121081590652466},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.14828035235404968},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09920474886894226},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.08728793263435364}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1980022.1980252","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1980022.1980252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference & Workshop on Emerging Trends in Technology - ICWET '11","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1985731414","https://openalex.org/W1994627436","https://openalex.org/W2072415580","https://openalex.org/W2097418516","https://openalex.org/W2100257928","https://openalex.org/W2150872535"],"related_works":["https://openalex.org/W2777618078","https://openalex.org/W2289213137","https://openalex.org/W2902180427","https://openalex.org/W2186469553","https://openalex.org/W2997250644","https://openalex.org/W1556947579","https://openalex.org/W2528642809","https://openalex.org/W2339546864","https://openalex.org/W2181740462","https://openalex.org/W4384928667"],"abstract_inverted_index":{"Digital":[0],"battery":[1,9,12],"operated":[2],"mobiles":[3],"and":[4,83,88,183],"implanted":[5],"devices":[6],"require":[7],"maximum":[8],"life.":[10],"Extended":[11],"life":[13],"can":[14,138],"be":[15,139],"achieved":[16,190],"by":[17,61],"either":[18],"operating":[19,27],"at":[20,28],"the":[21,29,46,58,63,77,80,95,115,220,227],"lowest":[22],"possible":[23,31],"supply":[24],"voltage":[25,99,106],"or":[26,143,154,158],"slowest":[30],"speed.":[32],"The":[33,71,103,175,188,202],"advantages":[34],"of":[35,45,68,97,105,112,120],"Asynchronous":[36,48,124,136,146,169],"circuits":[37,49,126,149,172],"make":[38],"it":[39],"suitable":[40],"for":[41,65,79,199],"low":[42,89,167],"power":[43,74,87,129,168,203],"operation":[44],"circuits.":[47,145],"stops":[50],"computing":[51],"when":[52],"there":[53,60],"is":[54,108,134,191,208,217],"no":[55],"change":[56],"in":[57,73,114,130,226],"input":[59],"eliminating":[62],"need":[64],"extra":[66],"complexity":[67],"clock":[69],"gating.":[70],"reduction":[72],"also":[75],"minimizes":[76],"efforts":[78],"heat":[81],"dissipation":[82],"cooling":[84],"expenses.":[85],"Low":[86],"energy":[90],"techniques":[91],"such":[92],"as":[93,195,211,230,232],"minimizing":[94],"number":[96],"transistors,":[98],"scaling":[100,107],"are":[101,118,173,177],"used.":[102],"implication":[104],"a":[109,151,159],"wide":[110],"range":[111],"variation":[113],"delay.":[116],"Adders":[117],"representative":[119],"signal":[121],"processing":[122],"architectures.":[123],"Adder":[125,171],"dissipate":[127],"less":[128],"applications":[131],"where":[132],"performance":[133],"non-limiting.":[135],"adders":[137],"implemented":[140,178],"using":[141,179,185],"static":[142],"dynamic":[144,147],"adder":[148,215,223],"employ":[150],"single":[152],"rail":[153,156],"dual":[155],"logic":[157],"combined":[160],"logic.":[161],"In":[162],"this":[163],"work":[164],"Three":[165],"Novel":[166],"Full":[170],"proposed.":[174],"Circuits":[176],"cadence":[180],"90nm":[181],"Technology":[182],"simulated":[184],"Spectre":[186],"simulator.":[187],"delay":[189,204,229],"39ps,":[192],"40ps,":[193],"43ps":[194],"compared":[196,212],"to":[197,213],"90ps":[198],"PTL":[200,214],"Adder.":[201],"product":[205],"(PDP)":[206],"obtained":[207],"7.4e-18,":[209],"7.9e-18":[210],"which":[216],"5.4e-15.":[218],"All":[219],"three":[221],"proposed":[222],"showed":[224],"improvements":[225],"Power,":[228],"well":[231],"PDP.":[233]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}