{"id":"https://openalex.org/W1983199680","doi":"https://doi.org/10.1145/1973009.1973099","title":"Time-mode reconstruction iir filters for \u03a3\u0394 phase modulation applications","display_name":"Time-mode reconstruction iir filters for \u03a3\u0394 phase modulation applications","publication_year":2011,"publication_date":"2011-05-02","ids":{"openalex":"https://openalex.org/W1983199680","doi":"https://doi.org/10.1145/1973009.1973099","mag":"1983199680"},"language":"en","primary_location":{"id":"doi:10.1145/1973009.1973099","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082445255","display_name":"Ali Ameri","orcid":"https://orcid.org/0000-0002-4609-5661"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ali Ameri","raw_affiliation_strings":["McGill University, Montreal, PQ, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"McGill University, Montreal, PQ, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["McGill University, Montreal, PQ, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"McGill University, Montreal, PQ, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"423","last_page":"426"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6414374709129333},{"id":"https://openalex.org/keywords/infinite-impulse-response","display_name":"Infinite impulse response","score":0.6031109690666199},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5634140968322754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49419811367988586},{"id":"https://openalex.org/keywords/narrowband","display_name":"Narrowband","score":0.4788482189178467},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4687022864818573},{"id":"https://openalex.org/keywords/reconstruction-filter","display_name":"Reconstruction filter","score":0.43658921122550964},{"id":"https://openalex.org/keywords/network-synthesis-filters","display_name":"Network synthesis filters","score":0.41684624552726746},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41012027859687805},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4052087664604187},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.35292166471481323},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.3467983603477478},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3042715787887573},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20076480507850647},{"id":"https://openalex.org/keywords/root-raised-cosine-filter","display_name":"Root-raised-cosine filter","score":0.10909432172775269}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6414374709129333},{"id":"https://openalex.org/C183816354","wikidata":"https://www.wikidata.org/wiki/Q665617","display_name":"Infinite impulse response","level":4,"score":0.6031109690666199},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5634140968322754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49419811367988586},{"id":"https://openalex.org/C2776096036","wikidata":"https://www.wikidata.org/wiki/Q1140483","display_name":"Narrowband","level":2,"score":0.4788482189178467},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4687022864818573},{"id":"https://openalex.org/C41578188","wikidata":"https://www.wikidata.org/wiki/Q2142395","display_name":"Reconstruction filter","level":5,"score":0.43658921122550964},{"id":"https://openalex.org/C51297928","wikidata":"https://www.wikidata.org/wiki/Q7001207","display_name":"Network synthesis filters","level":2,"score":0.41684624552726746},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41012027859687805},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4052087664604187},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.35292166471481323},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.3467983603477478},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3042715787887573},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20076480507850647},{"id":"https://openalex.org/C76826599","wikidata":"https://www.wikidata.org/wiki/Q1248611","display_name":"Root-raised-cosine filter","level":4,"score":0.10909432172775269}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1973009.1973099","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2089557579","https://openalex.org/W2133787935","https://openalex.org/W2153004226","https://openalex.org/W4254512903"],"related_works":["https://openalex.org/W2091758408","https://openalex.org/W1843908235","https://openalex.org/W2030625393","https://openalex.org/W2026807254","https://openalex.org/W1997534378","https://openalex.org/W2809821017","https://openalex.org/W2151826803","https://openalex.org/W2172024317","https://openalex.org/W1976430192","https://openalex.org/W2087814598"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,125,138],"design":[4,60,139],"of":[5,77,127,140],"several":[6,128],"low-pass":[7],"IIR":[8],"time-mode":[9],"filters":[10,15,24,32],"for":[11,61,90,113],"use":[12],"as":[13,124],"reconstruction":[14,23,63],"in":[16,67,137],"digital-to-time":[17],"conversion":[18],"(DTC)":[19],"applications.":[20],"Previously,":[21],"such":[22],"were":[25],"implemented":[26],"using":[27],"phase-locked":[28],"loops.":[29],"The":[30,44],"proposed":[31,98],"are":[33],"constructed":[34,123],"from":[35],"a":[36,68,74,106,141],"simple":[37],"digital-like":[38],"structure":[39],"involving":[40],"voltage-controlled":[41],"delay":[42],"units.":[43],"resulting":[45],"circuits":[46],"require":[47],"very":[48,54],"small":[49],"silicon":[50,75],"area":[51,76],"and":[52,83],"consume":[53],"little":[55],"power.":[56],"A":[57],"first-order":[58,129],"filter":[59,107],"wideband":[62],"applications":[64],"was":[65],"fabricated":[66],"0.13":[69],"\u00b5m":[70],"CMOS":[71],"process":[72],"occupying":[73],"170":[78],"\u00bcm":[79,82],"x":[80],"100":[81],"consumes":[84],"670":[85],"mW.":[86],"Another":[87],"design,":[88],"intended":[89],"narrowband":[91],"sigma-delta":[92,142],"phase":[93,143],"signal":[94,145],"generation":[95,146],"applications,":[96],"is":[97,110],"that":[99,109],"utilizes":[100],"similar":[101],"building":[102],"blocks,":[103],"but":[104],"uses":[105],"topology":[108],"better":[111],"suited":[112],"transfer":[114],"functions":[115],"with":[116],"high-Q":[117],"poles.":[118],"High-order":[119],"realizations":[120],"can":[121],"be":[122,135],"cascade":[126],"sections.":[130],"Such":[131],"an":[132],"approach":[133],"will":[134],"demonstrated":[136],"encoding":[144],"scheme.":[147]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}