{"id":"https://openalex.org/W2086710767","doi":"https://doi.org/10.1145/1973009.1973096","title":"A geometric programming aided knowledge based approach for analog circuit synthesis and sizing","display_name":"A geometric programming aided knowledge based approach for analog circuit synthesis and sizing","publication_year":2011,"publication_date":"2011-05-02","ids":{"openalex":"https://openalex.org/W2086710767","doi":"https://doi.org/10.1145/1973009.1973096","mag":"2086710767"},"language":"en","primary_location":{"id":"doi:10.1145/1973009.1973096","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973096","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075614477","display_name":"Supriyo Maji","orcid":"https://orcid.org/0000-0003-0629-9325"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Supriyo Maji","raw_affiliation_strings":["Indian Institute of Technology, Kharagpur, Kharagpur, India","Indian Institute of Technology Kharagpur, Kharagpur, India;"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Institute of Technology Kharagpur, Kharagpur, India;","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109378297","display_name":"Pradip Mandal","orcid":"https://orcid.org/0000-0002-3767-7299"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pradip Mandal","raw_affiliation_strings":["Indian Institute of Technology, Kharagpur, Kharagpur, India","Indian Institute of Technology Kharagpur, Kharagpur, India;"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Institute of Technology Kharagpur, Kharagpur, India;","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5075614477"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.7949,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.76119141,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"411","last_page":"414"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8230843544006348},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6537691950798035},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.6042541265487671},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5158223509788513},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.49879026412963867},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.42158812284469604},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.41311758756637573},{"id":"https://openalex.org/keywords/geometric-programming","display_name":"Geometric programming","score":0.4112757444381714},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2517971396446228},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18563154339790344},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1358596384525299},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.09909701347351074},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.08656734228134155}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8230843544006348},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6537691950798035},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.6042541265487671},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5158223509788513},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.49879026412963867},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.42158812284469604},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.41311758756637573},{"id":"https://openalex.org/C20729856","wikidata":"https://www.wikidata.org/wiki/Q2078279","display_name":"Geometric programming","level":2,"score":0.4112757444381714},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2517971396446228},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18563154339790344},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1358596384525299},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09909701347351074},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.08656734228134155},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1973009.1973096","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973096","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1562942484","https://openalex.org/W1994218207","https://openalex.org/W1999357165","https://openalex.org/W2035090336","https://openalex.org/W2039300364","https://openalex.org/W2096249093","https://openalex.org/W2100128641","https://openalex.org/W2106561609","https://openalex.org/W2120250743","https://openalex.org/W2120889849","https://openalex.org/W2122919983","https://openalex.org/W2144133630","https://openalex.org/W2146080060","https://openalex.org/W2151778337","https://openalex.org/W2156755011","https://openalex.org/W2161359911","https://openalex.org/W2163565880","https://openalex.org/W2213126901","https://openalex.org/W2269455179"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W2153345224"],"abstract_inverted_index":{"A":[0],"knowledge":[1],"based":[2],"approach":[3],"empowered":[4],"by":[5],"geometric":[6],"programming":[7],"(GP)":[8],"for":[9],"analog":[10],"circuit":[11,18,29],"synthesis":[12],"and":[13],"sizing":[14],"is":[15,21,34,46],"presented.":[16],"Analog":[17],"performance":[19,63],"specification":[20],"mapped":[22],"to":[23,37,72],"various":[24],"building":[25],"blocks":[26],"of":[27],"a":[28],"topology.":[30],"Thereafter":[31],"the":[32,38,42,52],"topology":[33],"modified":[35],"according":[36],"design":[39],"rules":[40],"in":[41,75,86],"library.":[43],"Each":[44],"modification":[45],"validated":[47],"over":[48,68],"two":[49,69],"steps.":[50],"In":[51],"first":[53],"step,":[54],"dc":[55],"performances":[56],"constraints":[57,64],"are":[58,65],"introduced.":[59,66],"If":[60],"qualified,":[61],"ac":[62],"Validation":[67],"steps":[70],"helps":[71],"gradually":[73],"close":[74],"on":[76],"input":[77],"specifications":[78],"removing":[79],"any":[80],"undesired":[81],"correction":[82],"made":[83],"initially,":[84],"resulting":[85],"faster":[87],"convergence.":[88]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}