{"id":"https://openalex.org/W2060480523","doi":"https://doi.org/10.1145/1973009.1973090","title":"Efficient realization of RTD-CMOS logic gates","display_name":"Efficient realization of RTD-CMOS logic gates","publication_year":2011,"publication_date":"2011-05-02","ids":{"openalex":"https://openalex.org/W2060480523","doi":"https://doi.org/10.1145/1973009.1973090","mag":"2060480523"},"language":"en","primary_location":{"id":"doi:10.1145/1973009.1973090","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973090","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10261/84116","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101455624","display_name":"Juan N\u00fa\u00f1ez","orcid":"https://orcid.org/0000-0002-0279-9472"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan N\u00fa\u00f1ez","raw_affiliation_strings":["IMSE-CNM-CSIC and University of Seville, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMSE-CNM-CSIC and University of Seville, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031060766","display_name":"M.J. Avedillo","orcid":"https://orcid.org/0000-0002-8345-8441"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Mar\u00eda J. Avedillo","raw_affiliation_strings":["IMSE-CNM-CSIC and University of Seville, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMSE-CNM-CSIC and University of Seville, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114376210","display_name":"J.M. Quintana","orcid":"https://orcid.org/0000-0003-1479-0050"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 M. Quintana","raw_affiliation_strings":["IMSE-CNM-CSIC and University of Seville, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMSE-CNM-CSIC and University of Seville, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11325516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"387","last_page":"390"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.895415186882019},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6431986093521118},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5940649509429932},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5728088617324829},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5533885955810547},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5497629046440125},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5484493374824524},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.5086187124252319},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.5082399249076843},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4299096465110779},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.4230504035949707},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.42242297530174255},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.401405930519104},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.32830607891082764},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23031550645828247},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10401913523674011}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.895415186882019},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6431986093521118},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5940649509429932},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5728088617324829},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5533885955810547},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5497629046440125},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5484493374824524},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.5086187124252319},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5082399249076843},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4299096465110779},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.4230504035949707},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.42242297530174255},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.401405930519104},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.32830607891082764},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23031550645828247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10401913523674011},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1973009.1973090","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973090","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:digital.csic.es:10261/84116","is_oa":true,"landing_page_url":"http://hdl.handle.net/10261/84116","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Comunicaci\u00f3n de congreso"},{"id":"pmh:oai:idus.us.es:11441/135304","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/135304","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:digital.csic.es:10261/84116","is_oa":true,"landing_page_url":"http://hdl.handle.net/10261/84116","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Comunicaci\u00f3n de congreso"},"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320326754","display_name":"Junta de Andaluc\u00eda","ror":"https://ror.org/01jem9c82"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1492906364","https://openalex.org/W1524194005","https://openalex.org/W1841330642","https://openalex.org/W1993471301","https://openalex.org/W2038782508","https://openalex.org/W2095745680","https://openalex.org/W2111129072","https://openalex.org/W2115913680","https://openalex.org/W2125881988","https://openalex.org/W2127079164","https://openalex.org/W2128725931","https://openalex.org/W2129863537","https://openalex.org/W2135436810","https://openalex.org/W2138134203","https://openalex.org/W2141971978","https://openalex.org/W2160553926","https://openalex.org/W2161139104","https://openalex.org/W2166466186","https://openalex.org/W2171161313","https://openalex.org/W2341753206","https://openalex.org/W4212829285"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W1485027372","https://openalex.org/W1900707063","https://openalex.org/W2151687972","https://openalex.org/W2787057326","https://openalex.org/W4390345136","https://openalex.org/W2539423522","https://openalex.org/W2119623427","https://openalex.org/W2291831650","https://openalex.org/W2511182472"],"abstract_inverted_index":{"The":[0],"incorporation":[1,29],"of":[2,30,40,50,53,71,74],"Resonant":[3],"Tunnel":[4],"Diodes":[5],"(RTDs)":[6],"into":[7,33],"III/V":[8],"transistor":[9],"technologies":[10,35],"has":[11],"shown":[12],"an":[13,38],"improved":[14],"circuit":[15,18],"performance:":[16],"higher":[17],"speed,":[19],"reduced":[20],"component":[21],"count,":[22],"and/or":[23],"lowered":[24],"power":[25,87],"consumption.":[26],"Currently,":[27],"the":[28,48,51],"these":[31],"devices":[32],"CMOS":[34,69],"(RTD-CMOS)":[36],"is":[37,61],"area":[39],"active":[41],"research.":[42],"Although":[43],"some":[44],"works":[45],"have":[46],"focused":[47],"evaluation":[49],"advantages":[52],"this":[54,59],"incorporation,":[55],"additional":[56],"work":[57],"in":[58,81],"direction":[60],"required.":[62],"This":[63],"paper":[64],"compares":[65],"RTD-CMOS":[66],"and":[67,88],"pure":[68],"realizations":[70],"a":[72,82],"set":[73],"logic":[75],"gates":[76],"which":[77],"can":[78],"be":[79],"operated":[80],"gate-level":[83],"nanopipelined.":[84],"Lower":[85],"average":[86],"energy":[89],"per":[90],"cycle":[91],"are":[92],"obtained":[93],"for":[94],"RTD/CMOS":[95],"implementations.":[96]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}