{"id":"https://openalex.org/W2066190911","doi":"https://doi.org/10.1145/1973009.1973080","title":"Evaluation of FPGA routing architectures under process variation","display_name":"Evaluation of FPGA routing architectures under process variation","publication_year":2011,"publication_date":"2011-05-02","ids":{"openalex":"https://openalex.org/W2066190911","doi":"https://doi.org/10.1145/1973009.1973080","mag":"2066190911"},"language":"en","primary_location":{"id":"doi:10.1145/1973009.1973080","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047566052","display_name":"Fatemeh Sadat Pourhashemi","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Fatemeh Sadat Pourhashemi","raw_affiliation_strings":["Amirkabir University of Technology, Tehran, Iran","Amirkabir University of Technology, Tehran, IRAN"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Amirkabir University of Technology, Tehran, IRAN","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075732511","display_name":"Morteza Saheb Zamani","orcid":"https://orcid.org/0000-0002-0826-1091"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Morteza Saheb Zamani","raw_affiliation_strings":["Amirkabir University of Technology, Tehran, Iran","Amirkabir University of Technology, Tehran, IRAN"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Amirkabir University of Technology, Tehran, IRAN","institution_ids":["https://openalex.org/I158248296"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5047566052"],"corresponding_institution_ids":["https://openalex.org/I158248296"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.1153642,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"351","last_page":"354"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7579655647277832},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6955136060714722},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6917794942855835},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6371778249740601},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.6128537654876709},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5227177739143372},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.48907047510147095},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4849269688129425},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.46703195571899414},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.446475625038147},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.4325200319290161},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41438475251197815},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3757550120353699},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2794233560562134},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2661007344722748},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.26156753301620483},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.21167278289794922},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.19952982664108276},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19121557474136353},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08469662070274353}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7579655647277832},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6955136060714722},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6917794942855835},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6371778249740601},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.6128537654876709},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5227177739143372},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.48907047510147095},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4849269688129425},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.46703195571899414},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.446475625038147},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.4325200319290161},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41438475251197815},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3757550120353699},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2794233560562134},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2661007344722748},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.26156753301620483},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.21167278289794922},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.19952982664108276},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19121557474136353},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08469662070274353},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1973009.1973080","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W1991353737","https://openalex.org/W2035847677","https://openalex.org/W2084083833","https://openalex.org/W2115596773","https://openalex.org/W2123894180","https://openalex.org/W2138840350","https://openalex.org/W2150283124","https://openalex.org/W2161344439","https://openalex.org/W2168296432","https://openalex.org/W2182838578","https://openalex.org/W6671839961"],"related_works":["https://openalex.org/W2181601090","https://openalex.org/W3127002380","https://openalex.org/W2068473861","https://openalex.org/W2889464401","https://openalex.org/W757657516","https://openalex.org/W2351878639","https://openalex.org/W2539097916","https://openalex.org/W2136173851","https://openalex.org/W2029407480","https://openalex.org/W4253436398"],"abstract_inverted_index":{"Uncertainty":[0],"in":[1,15,28,69,98,116],"performance":[2],"of":[3,26,71,107,121],"FPGAs":[4],"is":[5,20,67],"becoming":[6],"an":[7,37],"important":[8],"issue":[9],"due":[10],"to":[11,22],"increased":[12],"process":[13],"variations":[14],"nanometer":[16],"regime.":[17],"Therefore,":[18],"it":[19,109],"vital":[21],"decrease":[23],"the":[24,91],"impact":[25],"variability":[27],"these":[29],"devices.":[30],"FPGA":[31],"routing":[32,46,58,87,100],"architecture":[33,66,88,101],"enhancement":[34],"can":[35],"be":[36,90],"effective":[38],"way,":[39],"because":[40],"as":[41,82],"feature":[42],"size":[43],"scales":[44],"down,":[45],"delay":[47],"dominates":[48],"logic":[49],"circuit":[50,122],"delay.":[51],"In":[52],"this":[53],"paper,":[54],"unidirectional":[55,86,99],"and":[56,113,119],"bidirectional":[57,65,103],"architectures":[59],"are":[60,79],"compared.":[61],"We":[62],"show":[63,96],"that":[64,97],"better":[68],"terms":[70],"robustness":[72],"against":[73],"variation":[74],"when":[75],"short":[76],"wire":[77,83,105],"segments":[78],"considered.":[80],"However":[81],"length":[84,106],"increases,":[85],"would":[89],"preferred":[92],"option.":[93],"Experimental":[94],"results":[95],"towards":[102],"for":[104],"8,":[108],"has":[110],"obtained":[111],"36%":[112],"20%":[114],"improvement":[115],"standard":[117],"deviation":[118],"3\u00bc+\u00c3":[120],"delay,":[123],"respectively.":[124]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}