{"id":"https://openalex.org/W2070895328","doi":"https://doi.org/10.1145/1973009.1973079","title":"Power efficient partial product compression","display_name":"Power efficient partial product compression","publication_year":2011,"publication_date":"2011-05-02","ids":{"openalex":"https://openalex.org/W2070895328","doi":"https://doi.org/10.1145/1973009.1973079","mag":"2070895328"},"language":"en","primary_location":{"id":"doi:10.1145/1973009.1973079","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046636745","display_name":"Chiu-wei Pan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chiu-wei Pan","raw_affiliation_strings":["University of Texas at Dallas, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Dallas, Dallas, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100434557","display_name":"Zhao Wang","orcid":"https://orcid.org/0000-0003-0147-6054"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhao Wang","raw_affiliation_strings":["University of Texas at Dallas, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Dallas, Dallas, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006363186","display_name":"Yuanchen Song","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuanchen Song","raw_affiliation_strings":["University of Texas at Dallas, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Dallas, Dallas, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Carl Sechen","raw_affiliation_strings":["University of Texas at Dallas, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Dallas, Dallas, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.12417158,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"347","last_page":"350"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9692181348800659},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.6689881682395935},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6616427898406982},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.6614956855773926},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.6252108812332153},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5329474210739136},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.5020394325256348},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40678465366363525},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3726309537887573},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3526518940925598},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27871173620224},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17684602737426758},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13109749555587769},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09632587432861328}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9692181348800659},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.6689881682395935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6616427898406982},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6614956855773926},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.6252108812332153},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5329474210739136},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.5020394325256348},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40678465366363525},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3726309537887573},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3526518940925598},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27871173620224},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17684602737426758},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13109749555587769},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09632587432861328},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1973009.1973079","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W658677875","https://openalex.org/W1591490338","https://openalex.org/W1834244558","https://openalex.org/W1983849809","https://openalex.org/W2103812067","https://openalex.org/W2148292098","https://openalex.org/W2154098113","https://openalex.org/W2916844179","https://openalex.org/W3005143761","https://openalex.org/W4244015912"],"related_works":["https://openalex.org/W2559769120","https://openalex.org/W2777618078","https://openalex.org/W2902180427","https://openalex.org/W2186469553","https://openalex.org/W2339546864","https://openalex.org/W2181740462","https://openalex.org/W1882870471","https://openalex.org/W4384928667","https://openalex.org/W1108467054","https://openalex.org/W2914874591"],"abstract_inverted_index":{"We":[0,37,74],"present":[1],"a":[2,15,32,40,58],"power":[3,27,83,106],"efficient":[4,28,70,84],"structure":[5],"for":[6,17,31,111,134],"partial":[7,18,43],"product":[8,19,44],"compression.":[9],"Since":[10],"the":[11,25,49,67,86,97,112,121,135,140],"full-adder":[12,29],"cell":[13],"is":[14,57,81],"cornerstone":[16],"compression,":[20],"we":[21],"determined":[22],"what":[23],"are":[24],"most":[26],"cells":[30],"wide":[33],"range":[34],"of":[35,88,92,123],"delays.":[36,119],"then":[38],"developed":[39],"new":[41,78],"delay-based":[42],"wiring":[45,79],"algorithm":[46,80],"that":[47,76],"uses":[48,66],"faster":[50],"XOR-based":[51],"full":[52,72,93],"adder":[53],"when":[54],"one":[55,90],"input":[56],"gate":[59],"delay":[60],"slower":[61],"in":[62],"arriving":[63],"and":[64],"otherwise":[65],"more":[68,82],"area":[69,110,131],"mirror-based":[71],"adder.":[73,94],"show":[75],"this":[77],"than":[85],"use":[87],"only":[89],"type":[91],"Compared":[95],"to":[96],"leading":[98,141],"automatic":[99],"synthesis":[100,142],"tool,":[101],"our":[102,127],"approach":[103,128],"yields":[104],"better":[105],"efficiencies":[107],"(lower":[108],"active":[109,130],"same":[113,136],"delay)":[114],"as":[115,117],"well":[116],"lower":[118],"For":[120],"summation":[122],"16":[124],"16-bit":[125],"vectors,":[126],"reduces":[129],"by":[132,139],"45%":[133],"delays":[137],"produced":[138],"tool.":[143]},"counts_by_year":[{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}