{"id":"https://openalex.org/W2083502422","doi":"https://doi.org/10.1145/1973009.1973021","title":"Multi-objective topology synthesis and FPGA prototyping framework of application specific network-on-chip","display_name":"Multi-objective topology synthesis and FPGA prototyping framework of application specific network-on-chip","publication_year":2011,"publication_date":"2011-05-02","ids":{"openalex":"https://openalex.org/W2083502422","doi":"https://doi.org/10.1145/1973009.1973021","mag":"2083502422"},"language":"en","primary_location":{"id":"doi:10.1145/1973009.1973021","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100406104","display_name":"Xinyu Li","orcid":"https://orcid.org/0000-0002-3730-0360"},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Xinyu Li","raw_affiliation_strings":["ENSTA ParisTech, Paris, France","[ENSTA Paristech, Paris, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENSTA ParisTech, Paris, France","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"[ENSTA Paristech, Paris, France]","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Omar Hammami","raw_affiliation_strings":["ENSTA ParisTech, Paris, France","[ENSTA Paristech, Paris, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENSTA ParisTech, Paris, France","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"[ENSTA Paristech, Paris, France]","institution_ids":["https://openalex.org/I201181511"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201181511"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7921521663665771},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.746913492679596},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6702700853347778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6688170433044434},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5979694724082947},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5910869836807251},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5660203695297241},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4662913680076599},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.4650344252586365},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4641009569168091},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.454720675945282},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.41257959604263306},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1883855164051056},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1593361496925354}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7921521663665771},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.746913492679596},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6702700853347778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6688170433044434},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5979694724082947},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5910869836807251},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5660203695297241},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4662913680076599},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.4650344252586365},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4641009569168091},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.454720675945282},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.41257959604263306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1883855164051056},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1593361496925354},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1973009.1973021","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1973009.1973021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1536710422","https://openalex.org/W1583548393","https://openalex.org/W1974843053","https://openalex.org/W1985046107","https://openalex.org/W2051542972","https://openalex.org/W2108436158","https://openalex.org/W2116129931","https://openalex.org/W2116793508","https://openalex.org/W2117320771","https://openalex.org/W2126105956","https://openalex.org/W2126349935","https://openalex.org/W2132249049","https://openalex.org/W2141696932","https://openalex.org/W2149935279","https://openalex.org/W2156697456","https://openalex.org/W2160642395","https://openalex.org/W2164181805","https://openalex.org/W2170325066"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W2033923590","https://openalex.org/W2376124569","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1581055755"],"abstract_inverted_index":{"Network-on-Chip":[0],"(NoC)":[1],"topology":[2,9],"synthesis":[3,23,78,118],"problem":[4],"targets":[5],"to":[6,33,46,69,168,176],"generate":[7],"NoC":[8,22,77,95,117,140,181],"for":[10,50,99,109,179],"multiple":[11,52],"system":[12,121],"design":[13,34,53,71,88],"objectives":[14,72],"such":[15],"as":[16,161],"performance":[17],"and":[18,24,73,85,102,149],"area.":[19],"A":[20],"multi-objective":[21,40,76,165],"prototyping":[25],"framework":[26,166],"based":[27],"on":[28,151,184],"FPGA":[29,152,177],"platform":[30,153],"is":[31,79,107],"proposed":[32],"application":[35],"specific":[36],"NoC.":[37],"Using":[38],"the":[39,43,51,91,94,103,114,133,137,142,189],"algorithm":[41],"NSGAII,":[42],"workflow":[44],"aims":[45,167],"supply":[47],"Pareto":[48,145],"solutions":[49,146],"objectives,":[54],"rather":[55],"than":[56],"one":[57],"single":[58],"objective":[59],"subset,":[60],"so":[61],"that":[62],"designers":[63],"can":[64],"make":[65],"flexible":[66],"decisions":[67],"according":[68],"different":[70],"budgets.":[74],"This":[75],"ensured":[80],"by":[81,125],"our":[82],"complete":[83],"TLM":[84,127,162],"RTL":[86,100,155],"levels":[87],"framework.":[89],"All":[90],"routers":[92],"in":[93,132],"library":[96],"are":[97,123,147],"synthesized":[98],"implementation,":[101],"area":[104],"utilization":[105],"information":[106],"used":[108],"hardware":[110],"resource":[111],"estimation":[112],"at":[113],"high":[115,138,173],"level":[116,139,174],"step.":[119],"The":[120],"performances":[122],"obtained":[124],"SystemC":[126],"simulation":[128],"with":[129,154,158],"traffic":[130,156],"defined":[131],"core":[134],"graph.":[135],"After":[136],"synthesis,":[141],"final":[143],"selected":[144],"generated":[148],"prototyped":[150],"generators":[157],"same":[159],"configurations":[160],"level.":[163],"Our":[164],"provide":[169],"a":[170],"bridge":[171],"from":[172],"model":[175],"execution":[178],"accurate":[180],"design.":[182],"Experiments":[183],"multimedia":[185],"benchmark":[186],"applications":[187],"demonstrate":[188],"efficiency":[190],"of":[191],"this":[192],"method.":[193]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}