{"id":"https://openalex.org/W2012616521","doi":"https://doi.org/10.1145/1970353.1970369","title":"40nm CMOS 0.35V-Optimized Standard Cell Libraries for Ultra-Low Power Applications","display_name":"40nm CMOS 0.35V-Optimized Standard Cell Libraries for Ultra-Low Power Applications","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2012616521","doi":"https://doi.org/10.1145/1970353.1970369","mag":"2012616521"},"language":"en","primary_location":{"id":"doi:10.1145/1970353.1970369","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1970353.1970369","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102010427","display_name":"Fady Abouzeid","orcid":"https://orcid.org/0000-0001-8711-0664"},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Fady Abouzeid","raw_affiliation_strings":["STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003876121","display_name":"Sylvain Clerc","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Sylvain Clerc","raw_affiliation_strings":["STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021101634","display_name":"Fabian Firmin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Fabian Firmin","raw_affiliation_strings":["STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017617798","display_name":"Marc Renaudin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marc Renaudin","raw_affiliation_strings":["TIMA Laboratory"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044577940","display_name":"Tiempo Sas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Tiempo Sas","raw_affiliation_strings":["TIMA Laboratory"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110936990","display_name":"Gilles Sicard","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Gilles Sicard","raw_affiliation_strings":["TIMA Laboratory"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7988,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.75046981,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"16","issue":"3","first_page":"1","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7312958836555481},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6923523545265198},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6633642315864563},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6381257772445679},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5265496373176575},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.46268051862716675},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4342101216316223},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3808043599128723},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.31895896792411804},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30286306142807007},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22496268153190613},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07077199220657349}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7312958836555481},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6923523545265198},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6633642315864563},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6381257772445679},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5265496373176575},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.46268051862716675},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4342101216316223},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3808043599128723},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31895896792411804},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30286306142807007},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22496268153190613},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07077199220657349},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1970353.1970369","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1970353.1970369","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-00672355v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00672355","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems, 2011, 16 (3), pp.article 35. ⟨10.1145/1970353.1970369⟩","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1967171495","https://openalex.org/W1975580397","https://openalex.org/W1979208479","https://openalex.org/W1989747421","https://openalex.org/W2017216250","https://openalex.org/W2018127069","https://openalex.org/W2105143058","https://openalex.org/W2118396866","https://openalex.org/W2129439881","https://openalex.org/W2140823559","https://openalex.org/W2144898814","https://openalex.org/W2150490331","https://openalex.org/W2156638740","https://openalex.org/W2157315329","https://openalex.org/W2159448561","https://openalex.org/W2170335526","https://openalex.org/W4229655397"],"related_works":["https://openalex.org/W2585935494","https://openalex.org/W2031753133","https://openalex.org/W2080129643","https://openalex.org/W2051041430","https://openalex.org/W2151657833","https://openalex.org/W1554205582","https://openalex.org/W3111996845","https://openalex.org/W1998894515","https://openalex.org/W2078506771","https://openalex.org/W2126379574"],"abstract_inverted_index":{"Ultra-low":[0],"voltage":[1,32,121],"is":[2,18],"now":[3],"a":[4,44,70,75,89,95],"well-known":[5],"solution":[6],"for":[7],"energy":[8,91],"constrained":[9],"applications":[10],"designed":[11],"using":[12,36],"nanometric":[13],"process":[14],"technologies.":[15],"This":[16,51],"work":[17],"focused":[19],"on":[20,102],"setting":[21],"up":[22],"an":[23],"automated":[24],"methodology":[25],"to":[26,78,117],"enable":[27],"the":[28,65],"design":[29,58,66],"of":[30,69],"ultra-low":[31,120],"digital":[33],"circuits":[34],"exclusively":[35],"standard":[37,56,76],"EDA":[38],"tools.":[39],"To":[40],"achieve":[41],"this":[42,103],"goal,":[43],"0.35V":[45],"energy-delay":[46],"optimized":[47],"library":[48,57],"was":[49,62],"developed.":[50],"library,":[52],"fully":[53],"compliant":[54],"with":[55,88],"flow":[59],"and":[60,67,106],"characterization,":[61],"verified":[63],"through":[64],"fabrication":[68],"BCH":[71],"decoder":[72],"circuit,":[73],"following":[74],"front-end":[77],"back-end":[79],"flow.":[80],"At":[81],"0.33V,":[82],"it":[83],"performs":[84],"at":[85],"600":[86],"kHz":[87],"dynamic":[90],"consumption":[92],"reduced":[93],"by":[94],"factor":[96],"14x":[97],"from":[98],"nominal":[99],"1.1V.":[100],"Based":[101],"design,":[104],"experiments,":[105],"preliminary":[107],"silicon":[108],"results,":[109],"two":[110],"additional":[111],"libraries":[112],"were":[113],"developed":[114],"in":[115],"order":[116],"enhance":[118],"future":[119],"circuit":[122],"performance.":[123]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}