{"id":"https://openalex.org/W1982377660","doi":"https://doi.org/10.1145/1970353.1970365","title":"Thread Warping","display_name":"Thread Warping","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W1982377660","doi":"https://doi.org/10.1145/1970353.1970365","mag":"1982377660"},"language":"en","primary_location":{"id":"doi:10.1145/1970353.1970365","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1970353.1970365","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of Florida","[University of Florida]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Florida","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"[University of Florida]","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001290812","display_name":"Frank Vahid","orcid":"https://orcid.org/0000-0001-5416-0032"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Vahid","raw_affiliation_strings":["University of California, Riverside"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5088031457"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.5152,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65015651,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"16","issue":"3","first_page":"1","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8679546117782593},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.8566278219223022},{"id":"https://openalex.org/keywords/image-warping","display_name":"Image warping","score":0.6327031254768372},{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.6241125464439392},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6032885909080505},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6028459072113037},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.5745784640312195},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5286479592323303},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5255975723266602},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5029956698417664},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48191311955451965},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4611824154853821},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4159681499004364},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39834314584732056},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32344526052474976}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8679546117782593},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.8566278219223022},{"id":"https://openalex.org/C157202957","wikidata":"https://www.wikidata.org/wiki/Q1659609","display_name":"Image warping","level":2,"score":0.6327031254768372},{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.6241125464439392},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6032885909080505},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6028459072113037},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.5745784640312195},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5286479592323303},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5255975723266602},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5029956698417664},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48191311955451965},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4611824154853821},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4159681499004364},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39834314584732056},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32344526052474976},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1970353.1970365","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1970353.1970365","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G6672292195","display_name":null,"funder_award_id":"CNS-0614957","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"},{"id":"https://openalex.org/G7019819843","display_name":null,"funder_award_id":"2005-HJ-1331","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320337388","display_name":"Division of Computer and Network Systems","ror":"https://ror.org/02rdzmk74"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1578833516","https://openalex.org/W1594564951","https://openalex.org/W1967166234","https://openalex.org/W1977966390","https://openalex.org/W1990717911","https://openalex.org/W2016192089","https://openalex.org/W2028922196","https://openalex.org/W2032094184","https://openalex.org/W2064693219","https://openalex.org/W2089641827","https://openalex.org/W2098129944","https://openalex.org/W2103581911","https://openalex.org/W2105528304","https://openalex.org/W2106391974","https://openalex.org/W2107138176","https://openalex.org/W2109903957","https://openalex.org/W2120414993","https://openalex.org/W2120828913","https://openalex.org/W2127699991","https://openalex.org/W2128832779","https://openalex.org/W2130257829","https://openalex.org/W2134054737","https://openalex.org/W2135521851","https://openalex.org/W2137570657","https://openalex.org/W2139159264","https://openalex.org/W2139904769","https://openalex.org/W2140156318","https://openalex.org/W2148740615","https://openalex.org/W2153179875","https://openalex.org/W2165099691","https://openalex.org/W2169074659","https://openalex.org/W2282645074","https://openalex.org/W2293877842","https://openalex.org/W2544732887","https://openalex.org/W2554438294","https://openalex.org/W2554510265","https://openalex.org/W4234171108"],"related_works":["https://openalex.org/W2748015092","https://openalex.org/W2952876933","https://openalex.org/W2475036044","https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W1993191611","https://openalex.org/W2189498595","https://openalex.org/W2003336045","https://openalex.org/W1999755551","https://openalex.org/W2995954351"],"abstract_inverted_index":{"We":[0,93,114],"introduce":[1,94],"thread":[2,56,62,107,116,143],"warping,":[3],"a":[4,13,119,151,169],"dynamic":[5,34,41],"optimization":[6],"technique":[7],"that":[8,105],"customizes":[9],"multicore":[10,131],"architectures":[11,77],"to":[12,44,57,76,130,150,159,174],"given":[14],"application":[15],"by":[16,89],"dynamically":[17],"synthesizing":[18],"threads":[19],"into":[20],"custom":[21],"accelerator":[22],"circuits":[23],"on":[24,109],"FPGAs":[25],"(Field-Programmable":[26],"Gate":[27],"Arrays).":[28],"Thread":[29],"warping":[30,63,108,117,144],"builds":[31],"upon":[32],"previous":[33],"synthesis":[35],"techniques":[36],"for":[37,121],"single-threaded":[38],"applications,":[39],"enabling":[40,72],"architectural":[42],"adaptation":[43],"different":[45,79,126],"amounts":[46],"of":[47,68,74,81,98,164],"thread-level":[48],"parallelism,":[49],"while":[50],"also":[51],"exploiting":[52],"parallelism":[53],"within":[54],"each":[55],"further":[58],"improve":[59],"performance.":[60],"Furthermore,":[61],"maintains":[64],"the":[65],"important":[66],"separation":[67],"function":[69],"from":[70],"architecture,":[71],"portability":[73],"applications":[75],"with":[78,125,168],"quantities":[80],"microprocessors":[82],"and":[83,101,137,156],"FPGAs,":[84],"an":[85,95,160],"advantage":[86],"not":[87],"shared":[88],"static":[90],"compilation/synthesis":[91],"approaches.":[92],"approach":[96],"consisting":[97,163],"CAD":[99],"tools":[100],"operating":[102],"system":[103,162],"support":[104],"enables":[106],"potentially":[110],"any":[111],"microprocessor/FPGA":[112],"architecture.":[113],"evaluate":[115],"using":[118],"simulator":[120],"high-performance":[122,152],"computing":[123],"systems":[124,133],"interconnections":[127],"in":[128],"addition":[129],"embedded":[132,161],"having":[134],"between":[135],"4":[136,165],"64":[138],"ARM11":[139,166,176],"microprocessors.":[140],"On":[141],"average,":[142],"achieved":[145],"approximately":[146,172],"3x":[147],"speedup":[148],"compared":[149,158],"quad-core":[153],"Intel":[154],"Xeon":[155],"109x":[157],"cores,":[167],"size":[170],"cost":[171],"equal":[173],"36":[175],"cores.":[177]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2016-06-24T00:00:00"}