{"id":"https://openalex.org/W2080501641","doi":"https://doi.org/10.1145/1960397.1960431","title":"Vertical slit transistor based integrated circuits (veSTICs)","display_name":"Vertical slit transistor based integrated circuits (veSTICs)","publication_year":2011,"publication_date":"2011-03-22","ids":{"openalex":"https://openalex.org/W2080501641","doi":"https://doi.org/10.1145/1960397.1960431","mag":"2080501641"},"language":"en","primary_location":{"id":"doi:10.1145/1960397.1960431","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1960397.1960431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013238154","display_name":"W. Maly","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wojciech Maly","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5013238154"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12499034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"147","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9187999963760376,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7614617347717285},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5928162336349487},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5806469917297363},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5538272261619568},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5186783075332642},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4851565957069397},{"id":"https://openalex.org/keywords/slit","display_name":"Slit","score":0.4787975251674652},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4605099558830261},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4115884304046631},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27519458532333374},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25887250900268555},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15580666065216064},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15027660131454468},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.09813213348388672},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09740927815437317}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7614617347717285},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5928162336349487},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5806469917297363},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5538272261619568},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5186783075332642},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4851565957069397},{"id":"https://openalex.org/C199215989","wikidata":"https://www.wikidata.org/wiki/Q79239196","display_name":"Slit","level":2,"score":0.4787975251674652},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4605099558830261},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4115884304046631},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27519458532333374},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25887250900268555},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15580666065216064},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15027660131454468},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.09813213348388672},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09740927815437317},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1960397.1960431","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1960397.1960431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2744986220","https://openalex.org/W4291672621","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W3215142653","https://openalex.org/W1487051936"],"abstract_inverted_index":{"In":[0],"this":[1,104],"presentation":[2],"feasibility":[3],"of":[4,27,46,58,103],"Vertical":[5,65],"Slit":[6,66],"Transistor":[7,69],"Based":[8],"Integrated":[9],"Circuits":[10],"(VeSTICs)":[11],"is":[12,62,76],"evaluated.":[13],"VeSTICs":[14,79],"paradigm":[15,40,105],"has":[16,41],"been":[17,42],"conceived":[18],"as":[19,92],"a":[20,47],"response":[21],"to":[22,32,86],"the":[23,28,36,59],"rapidly":[24],"growing":[25],"complexity":[26],"traditional":[29],"CMOS-based":[30],"approach":[31],"challenges":[33],"posed":[34],"by":[35],"nano-scale":[37],"era.":[38],"This":[39],"constructed":[43],"using":[44],"notion":[45],"strict":[48],"layout":[49],"regularity":[50],"imposed":[51],"on":[52],"VeSTIC":[53],"layouts.":[54],"The":[55],"central":[56],"element":[57],"proposed":[60],"vision":[61],"new":[63],"junction-less":[64],"Field":[67],"Effect":[68],"(VeSFET)":[70],"with":[71],"twin":[72],"independent":[73],"gates.":[74],"It":[75],"expected":[77],"that":[78],"will":[80,95],"enable":[81],"much":[82,84],"denser,":[83],"easier":[85],"design,":[87],"test":[88],"and":[89,98],"manufacure":[90],"ICs,":[91],"well":[93],"as,":[94],"be":[96],"3D-extendable":[97],"OPC-free.":[99],"(More":[100],"exhaustive":[101],"description":[102],"one":[106],"can":[107],"find":[108],"at:":[109],"http://vestics.org).":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}