{"id":"https://openalex.org/W2023339925","doi":"https://doi.org/10.1145/1960397.1960428","title":"Impact of manufacturing on routing methodology at 32/22 nm","display_name":"Impact of manufacturing on routing methodology at 32/22 nm","publication_year":2011,"publication_date":"2011-03-22","ids":{"openalex":"https://openalex.org/W2023339925","doi":"https://doi.org/10.1145/1960397.1960428","mag":"2023339925"},"language":"en","primary_location":{"id":"doi:10.1145/1960397.1960428","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1960397.1960428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 international symposium on Physical design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021680719","display_name":"Alexander Volkov","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alexander Volkov","raw_affiliation_strings":["Mentor Graphics, Fremont, CA, USA","Mentor Graphics, Fremont, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Fremont, CA, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics, Fremont, CA, USA#TAB#","institution_ids":["https://openalex.org/I4210156212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5021680719"],"corresponding_institution_ids":["https://openalex.org/I4210156212"],"apc_list":null,"apc_paid":null,"fwci":1.3425,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.77397117,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"140"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9751203060150146},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7729099988937378},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4920749068260193},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4907766282558441},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4847952425479889},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.46987587213516235},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.417961061000824},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.3754517436027527},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36101073026657104},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32190263271331787},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3214138150215149},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.25163137912750244},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18039453029632568},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.14015823602676392}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9751203060150146},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7729099988937378},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4920749068260193},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4907766282558441},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4847952425479889},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.46987587213516235},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.417961061000824},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.3754517436027527},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36101073026657104},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32190263271331787},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3214138150215149},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.25163137912750244},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18039453029632568},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.14015823602676392},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1960397.1960428","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1960397.1960428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2099437566","https://openalex.org/W2997716136","https://openalex.org/W1974863168","https://openalex.org/W3166333355","https://openalex.org/W2092537898","https://openalex.org/W2379140921","https://openalex.org/W2023011715","https://openalex.org/W1985112711","https://openalex.org/W2151510696","https://openalex.org/W2132668926"],"abstract_inverted_index":{"As":[0],"the":[1,7,45,54],"IC":[2],"industry":[3],"accelerates":[4],"adoption":[5],"of":[6,30,48],"45":[8],"nm":[9,12],"and":[10,24,40],"32":[11],"process":[13],"nodes,":[14],"designers":[15],"are":[16],"facing":[17],"significant":[18],"new":[19,28],"challenges":[20,29],"in":[21],"meeting":[22],"quality":[23],"manufacturability":[25],"targets.":[26],"The":[27],"nanometer":[31],"routing---including":[32],"very":[33],"large":[34],"(1B":[35],"transistor)":[36],"designs,":[37],"complex":[38],"DRC/DFM,":[39],"multiple":[41],"optimization":[42],"objectives---are":[43],"stressing":[44],"fundamental":[46],"ability":[47],"digital":[49],"routing":[50],"tools":[51],"to":[52],"solve":[53],"layout":[55],"topology.":[56]},"counts_by_year":[{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}