{"id":"https://openalex.org/W2149670815","doi":"https://doi.org/10.1145/1960397.1960421","title":"Regularity-constrained floorplanning for multi-core processors","display_name":"Regularity-constrained floorplanning for multi-core processors","publication_year":2011,"publication_date":"2011-03-22","ids":{"openalex":"https://openalex.org/W2149670815","doi":"https://doi.org/10.1145/1960397.1960421","mag":"2149670815"},"language":"en","primary_location":{"id":"doi:10.1145/1960397.1960421","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1960397.1960421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100329996","display_name":"Xi Chen","orcid":"https://orcid.org/0000-0002-8911-4172"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xi Chen","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054900679","display_name":"Ning Xu","orcid":"https://orcid.org/0000-0002-7526-4356"},"institutions":[{"id":"https://openalex.org/I196699116","display_name":"Wuhan University of Technology","ror":"https://ror.org/03fe7t173","country_code":"CN","type":"education","lineage":["https://openalex.org/I196699116"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ning Xu","raw_affiliation_strings":["Wuhan University of Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"Wuhan University of Technology, Wuhan, China","institution_ids":["https://openalex.org/I196699116"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100329996"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.7949,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77135864,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"99","last_page":"106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9567764401435852},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.7062129974365234},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6928964853286743},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6851521730422974},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.638626217842102},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4670969843864441},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.45520925521850586},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41193607449531555},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.41136834025382996},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3932739794254303},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36066627502441406},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32884716987609863},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.32118237018585205},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2687222957611084},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2556208372116089},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17012730240821838}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9567764401435852},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.7062129974365234},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6928964853286743},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6851521730422974},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.638626217842102},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4670969843864441},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.45520925521850586},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41193607449531555},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.41136834025382996},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3932739794254303},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36066627502441406},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32884716987609863},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.32118237018585205},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2687222957611084},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2556208372116089},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17012730240821838},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1960397.1960421","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1960397.1960421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1555778358","https://openalex.org/W2003837070","https://openalex.org/W2036584014","https://openalex.org/W2063374903","https://openalex.org/W2097799663","https://openalex.org/W2100740271","https://openalex.org/W2106241469","https://openalex.org/W2117754533","https://openalex.org/W2127012874","https://openalex.org/W2129159815","https://openalex.org/W2129538334","https://openalex.org/W2140130374","https://openalex.org/W2148777220","https://openalex.org/W2154462472","https://openalex.org/W2164251937","https://openalex.org/W2169082930","https://openalex.org/W2188111980","https://openalex.org/W3145854928"],"related_works":["https://openalex.org/W3015761757","https://openalex.org/W96081925","https://openalex.org/W2102616729","https://openalex.org/W2117901445","https://openalex.org/W2124495928","https://openalex.org/W4256007160","https://openalex.org/W2094042791","https://openalex.org/W4205135025","https://openalex.org/W3153286430","https://openalex.org/W1535529518"],"abstract_inverted_index":{"Multi-core":[0],"technology":[1],"becomes":[2],"a":[3,74,80,116],"new":[4],"engine":[5],"that":[6,120],"drives":[7],"performance":[8],"growth":[9],"for":[10,85],"both":[11],"microprocessors":[12],"and":[13,82,130],"embedded":[14],"computing.":[15],"This":[16],"trend":[17],"asks":[18],"chip":[19,38],"floorplanners":[20],"to":[21,31,69],"consider":[22],"regularity":[23,61,71,88],"constraint":[24,72,89],"since":[25],"identical":[26],"processing/memory":[27],"cores":[28],"are":[29],"preferred":[30],"form":[32],"an":[33,124],"array":[34],"in":[35,73,90,106],"layout.":[36],"As":[37],"core":[39],"count":[40],"keeps":[41],"growing,":[42],"manual":[43],"floorplanning":[44,55,105],"will":[45],"be":[46],"inefficient":[47],"on":[48,103],"the":[49,60,87,93,100,107],"solution":[50],"space":[51],"exploration":[52],"while":[53],"conventional":[54],"algorithms":[56],"do":[57],"not":[58],"address":[59],"constraint.":[62],"In":[63],"this":[64,98],"work,":[65],"we":[66],"investigate":[67],"how":[68],"enforce":[70],"simulated-annealing":[75],"based":[76],"floorplanner.":[77],"We":[78],"propose":[79],"simple":[81],"effective":[83],"technique":[84],"encoding":[86],"sequence-pairs.":[91],"To":[92],"best":[94],"of":[95,109,126],"our":[96,121],"knowledge,":[97],"is":[99],"first":[101],"work":[102],"regularity-constrained":[104],"context":[108],"multi-core":[110],"processor":[111],"designs.":[112],"Experimental":[113],"comparison":[114],"with":[115],"semi-automatic":[117],"method":[118],"shows":[119],"approach":[122],"yields":[123],"average":[125],"22%":[127],"less":[128],"wirelength":[129],"mostly":[131],"smaller":[132],"area.":[133]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}