{"id":"https://openalex.org/W2049891185","doi":"https://doi.org/10.1145/1960397.1960415","title":"3DICs for tera-scale computing","display_name":"3DICs for tera-scale computing","publication_year":2011,"publication_date":"2011-03-22","ids":{"openalex":"https://openalex.org/W2049891185","doi":"https://doi.org/10.1145/1960397.1960415","mag":"2049891185"},"language":"en","primary_location":{"id":"doi:10.1145/1960397.1960415","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1960397.1960415","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 international symposium on Physical design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016416631","display_name":"Tanay Karnik","orcid":"https://orcid.org/0000-0003-0072-1492"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tanay Karnik","raw_affiliation_strings":["Intel\u00ae, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel\u00ae, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006467285","display_name":"Dinesh Somasekhar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dinesh Somasekhar","raw_affiliation_strings":["Intel\u00ae, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel\u00ae, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112875487","display_name":"Shekhar Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shekhar Borkar","raw_affiliation_strings":["Intel\u00ae, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel\u00ae, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.134187,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10783","display_name":"Additive Manufacturing and 3D Printing Technologies","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.97079998254776,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.708612859249115},{"id":"https://openalex.org/keywords/tera","display_name":"Tera-","score":0.5876979231834412},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5246032476425171},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5018253326416016},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.49166733026504517},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.486460417509079},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48095932602882385},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3480378985404968},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3095075488090515},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27300429344177246}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.708612859249115},{"id":"https://openalex.org/C2775904623","wikidata":"https://www.wikidata.org/wiki/Q108529","display_name":"Tera-","level":2,"score":0.5876979231834412},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5246032476425171},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5018253326416016},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.49166733026504517},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.486460417509079},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48095932602882385},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3480378985404968},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3095075488090515},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27300429344177246}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1960397.1960415","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1960397.1960415","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2333804548","https://openalex.org/W1990828594","https://openalex.org/W2024395993","https://openalex.org/W3093450488","https://openalex.org/W2027159884","https://openalex.org/W2016589506","https://openalex.org/W4214760333","https://openalex.org/W3163301441","https://openalex.org/W1522190160"],"abstract_inverted_index":{"TSV-based":[0],"3D":[1,36,69,188],"chip":[2],"stacking":[3],"and":[4,28,41,61,79,101,125,159,182],"integration":[5,78],"technology":[6,27,98],"was":[7],"proposed":[8],"more":[9],"than":[10],"twelve":[11],"years":[12],"ago.":[13],"Since":[14],"then":[15],"the":[16,26,83,120,136],"concept":[17],"has":[18,89],"gained":[19],"tremendous":[20],"traction":[21],"with":[22,175],"significant":[23],"advances":[24],"in":[25,35,44,59],"planned":[29],"system":[30],"prototypes.":[31],"The":[32,116,171],"IP":[33],"portfolio":[34],"process,":[37],"circuits,":[38,157],"architectures,":[39],"test":[40,158],"assembly":[42,160],"peaked":[43],"year":[45],"2006.":[46],"Today,":[47],"multiple":[48],"foundries":[49],"offer":[50],"a":[51,67,142,162,176],"TSV":[52],"process":[53],"for":[54,168],"3DICs.":[55],"Many":[56],"design":[57],"teams":[58],"academia":[60],"industry":[62],"have":[63],"been":[64,90],"working":[65],"towards":[66],"convincing":[68],"prototype":[70,164],"that":[71],"will":[72,96,118,150,173],"demonstrate":[73],"form":[74],"factor":[75],"reduction,":[76],"heterogeneous":[77],"higher":[80],"performance.":[81],"However,":[82],"commercial":[84],"success":[85],"of":[86,161],"true":[87],"3DICs":[88,129],"limited":[91],"to":[92,112,122,134,187],"DRAM":[93],"stacking.This":[94],"presentation":[95,148,172],"introduce":[97],"scaling":[99],"trends":[100],"new":[102],"challenges.":[103],"We":[104],"are":[105],"at":[106],"an":[107,131],"I/O":[108],"inflection":[109],"point":[110],"due":[111],"Tera-scale":[113,169],"computing":[114],"needs.":[115],"tutorial":[117],"describe":[119],"implication":[121],"memory":[123,137],"bandwidth":[124,138],"present":[126],"various":[127],"options.":[128],"provide":[130],"excellent":[132],"alternative":[133],"address":[135],"issue":[139],"by":[140],"providing":[141],"large":[143,163],"near-processor":[144],"memory.":[145],"In":[146],"this":[147],"we":[149],"discuss":[151],"architecture,":[152],"floorplanning,":[153],"power":[154,180],"routing,":[155],"IO":[156],"processor-memory":[165],"3DIC":[166],"designed":[167],"applications.":[170],"conclude":[174],"discussion":[177],"on":[178],"test,":[179],"delivery":[181],"thermal":[183],"management":[184],"issues":[185],"related":[186],"integration.":[189]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}