{"id":"https://openalex.org/W2163004301","doi":"https://doi.org/10.1145/1960397.1960406","title":"Grid-to-ports clock routing for high performance microprocessor designs","display_name":"Grid-to-ports clock routing for high performance microprocessor designs","publication_year":2011,"publication_date":"2011-03-22","ids":{"openalex":"https://openalex.org/W2163004301","doi":"https://doi.org/10.1145/1960397.1960406","mag":"2163004301"},"language":"en","primary_location":{"id":"doi:10.1145/1960397.1960406","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1960397.1960406","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073553799","display_name":"Haitong Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Haitong Tian","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103530103","display_name":"Wai-Chung Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wai-Chung Tang","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Evangeline F.Y. Young","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111946180","display_name":"C. N. Sze","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.N. Sze","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, USA"],"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, USA","institution_ids":["https://openalex.org/I4210156936"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073553799"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.2702,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65172695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7771713733673096},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6421013474464417},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6021127700805664},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4972584545612335},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.49193429946899414},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4709770679473877},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.43670040369033813},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.4349541664123535},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4203077256679535},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39395570755004883},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.26393091678619385},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.2608860731124878},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24865570664405823},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08841127157211304}],"concepts":[{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7771713733673096},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6421013474464417},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6021127700805664},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4972584545612335},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.49193429946899414},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4709770679473877},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.43670040369033813},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4349541664123535},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4203077256679535},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39395570755004883},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.26393091678619385},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2608860731124878},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24865570664405823},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08841127157211304},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1960397.1960406","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1960397.1960406","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 international symposium on Physical design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.260.690","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.260.690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.cuhk.edu.hk/%7Efyyoung/paper/ispd11_clock.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W38057954","https://openalex.org/W1998821128","https://openalex.org/W2011900848","https://openalex.org/W2032842232","https://openalex.org/W2085394932","https://openalex.org/W2115468286","https://openalex.org/W2122401137","https://openalex.org/W2124479794","https://openalex.org/W2135123207","https://openalex.org/W2164759949","https://openalex.org/W6676960940"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W3006003651","https://openalex.org/W2617666058","https://openalex.org/W1662010573","https://openalex.org/W4247089581","https://openalex.org/W2174922170"],"abstract_inverted_index":{"Clock":[0],"distribution":[1],"in":[2,142,230],"VLSI":[3],"designs":[4],"is":[5,11,86,215,229],"of":[6,16,19,60,108,132,145,151],"crucial":[7],"importance":[8],"and":[9,125,198,218],"it":[10],"also":[12,205],"a":[13,20,33,130,156],"major":[14],"source":[15],"power":[17],"dissipation":[18,65],"system.":[21],"For":[22],"today's":[23],"high":[24],"performance":[25],"microprocessors,":[26],"clock":[27,35,47,51,63,71,78,83,110,114,140],"signals":[28],"are":[29,135],"usually":[30],"distributed":[31],"by":[32,42,192,196,202],"global":[34],"grid":[36,115],"covering":[37],"the":[38,50,61,113,146,162,168,184,194,199,227],"whole":[39],"chip,":[40],"followed":[41],"post-grid":[43,70,82],"routing":[44,72,84,133],"that":[45,57,129,178],"connects":[46],"loads":[48],"to":[49,68,104,112,166],"grid.":[52],"Early":[53],"study":[54],"[2]":[55],"shows":[56],"about":[58,224],"18.1%":[59],"total":[62],"capacitance":[64,195],"was":[66],"due":[67],"this":[69,100,106,138,188],"(i.e.,":[73],"lower":[74],"mesh":[75],"wires":[76,141],"plus":[77],"twig":[79],"wires).":[80],"This":[81],"problem":[85,107,169,189],"thus":[87],"an":[88],"important":[89],"one":[90],"but":[91],"not":[92],"many":[93],"previous":[94],"works":[95],"have":[96],"addressed":[97],"it.":[98],"In":[99],"paper,":[101],"we":[102],"try":[103],"solve":[105,167],"connecting":[109],"ports":[111],"through":[116],"reserved":[117,136],"tracks":[118,134],"on":[119,161,173,187],"multiple":[120],"metal":[121],"layers,":[122],"with":[123,223],"delay":[124],"slew":[126],"constraints.":[127],"Note":[128],"set":[131],"for":[137,219],"grid-to-ports":[139],"practice":[143],"because":[144],"conventional":[147],"modular":[148],"design":[149],"style":[150],"high-performance":[152],"microprocessors.":[153],"We":[154,204],"propose":[155],"new":[157],"expansion":[158],"algorithm":[159,180],"based":[160],"heap":[163],"data":[164],"structure":[165],"effectively.":[170],"Experimental":[171],"results":[172,208],"industrial":[174],"test":[175,221],"cases":[176,222],"show":[177],"our":[179,207,213],"can":[181],"improve":[182],"over":[183],"latest":[185],"work":[186],"[1]":[190],"significantly":[191],"reducing":[193],"24.6%":[197],"wire":[200],"length":[201],"23.6%.":[203],"validate":[206],"using":[209],"hspice":[210],"simulation.":[211],"Finally,":[212],"approach":[214],"very":[216],"efficient":[217],"larger":[220],"2000":[225],"ports,":[226],"runtime":[228],"seconds.":[231]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}