{"id":"https://openalex.org/W2089966668","doi":"https://doi.org/10.1145/1950413.1950484","title":"Regular fabric for regular FPGA (abstract only)","display_name":"Regular fabric for regular FPGA (abstract only)","publication_year":2011,"publication_date":"2011-02-27","ids":{"openalex":"https://openalex.org/W2089966668","doi":"https://doi.org/10.1145/1950413.1950484","mag":"2089966668"},"language":"en","primary_location":{"id":"doi:10.1145/1950413.1950484","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100451602","display_name":"Xun Chen","orcid":"https://orcid.org/0000-0002-4922-8116"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Xun Chen","raw_affiliation_strings":["University of Toronto, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109246835","display_name":"Jianwen Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jianwen Zhu","raw_affiliation_strings":["University of Toronto, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"284","last_page":"284"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8003077507019043},{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.7740170955657959},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.7332246899604797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6660069227218628},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6517482399940491},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5843005776405334},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5601704120635986},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5000309944152832},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4955660104751587},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49206846952438354},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4868454337120056},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3698570430278778},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17522495985031128},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13488039374351501},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09463471174240112},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.09373652935028076}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8003077507019043},{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.7740170955657959},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.7332246899604797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6660069227218628},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6517482399940491},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5843005776405334},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5601704120635986},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5000309944152832},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4955660104751587},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49206846952438354},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4868454337120056},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3698570430278778},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17522495985031128},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13488039374351501},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09463471174240112},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.09373652935028076},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1950413.1950484","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W28973634","https://openalex.org/W1538922477","https://openalex.org/W1548833434","https://openalex.org/W1594489858","https://openalex.org/W1984776528","https://openalex.org/W1987838655","https://openalex.org/W1997943642","https://openalex.org/W2015477889","https://openalex.org/W2029068005","https://openalex.org/W2041090186","https://openalex.org/W2050578892","https://openalex.org/W2111372718","https://openalex.org/W2111427553","https://openalex.org/W2112357703","https://openalex.org/W2121903852","https://openalex.org/W2124007645","https://openalex.org/W2125952738","https://openalex.org/W2126311241","https://openalex.org/W2128997425","https://openalex.org/W2162628682","https://openalex.org/W2169652762","https://openalex.org/W2185217550","https://openalex.org/W4401149251"],"related_works":["https://openalex.org/W2114959296","https://openalex.org/W38346124","https://openalex.org/W2502442966","https://openalex.org/W2094969048","https://openalex.org/W2138666621","https://openalex.org/W994558755","https://openalex.org/W2383936314","https://openalex.org/W4251264894","https://openalex.org/W3192656014","https://openalex.org/W1569991298"],"abstract_inverted_index":{"In":[0,17,104],"the":[1,34,48,52,75,112,145],"sub-wavelength":[2],"regime,":[3],"design":[4],"for":[5,11],"manufacturability":[6],"(DFM)":[7],"becomes":[8],"increasingly":[9],"important":[10],"field":[12],"programmable":[13],"gate":[14],"arrays":[15],"(FPGAs).":[16],"this":[18,30],"paper,":[19],"we":[20,70,106,142],"report":[21],"an":[22],"automated":[23],"tile":[24,37,50,76,83,115],"generation":[25],"flow":[26,31],"targeting":[27],"micro-regular":[28,82],"fabric,":[29],"automatically":[32],"generate":[33],"basic":[35],"FPGA":[36,66,114],"building":[38],"block":[39],"in":[40],"a":[41,61],"standard":[42],"cell":[43],"format":[44],"and":[45,57,123,150],"then":[46],"form":[47],"whole":[49],"with":[51],"help":[53],"of":[54,126,133,148,153],"commercial":[55],"placing":[56],"routing":[58],"tools.":[59],"Using":[60],"publicly":[62],"accessible,":[63],"well-documented":[64],"academic":[65],"as":[67],"case":[68],"study,":[69],"found":[71],"that":[72,108],"comparing":[73],"to":[74,100],"generators":[77],"previously":[78],"reported,":[79],"our":[80],"generated":[81,113],"incurs":[84],"less":[85],"than":[86],"10%":[87,134],"area":[88,135],"overhead,":[89],"which":[90],"could":[91],"be":[92,137],"potentially":[93],"recovered":[94,138],"by":[95,121,128,139,155],"process":[96,119],"window":[97],"optimization":[98],"thanks":[99],"its":[101],"superior":[102],"printability.":[103],"addition,":[105],"demonstrate":[107],"on":[109],"45nm":[110],"technology,":[111],"reduces":[116],"lithography":[117],"induced":[118],"variation":[120,146],"33%;":[122],"reduce":[124,151],"probability":[125,152],"failure":[127,154],"21.2%.":[129],"If":[130],"further":[131],"overhead":[132],"can":[136,143],"enhanced":[140],"resolution,":[141],"achieve":[144],"reduction":[147],"93.8%":[149],"16.2%.":[156]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}