{"id":"https://openalex.org/W2155992789","doi":"https://doi.org/10.1145/1950413.1950480","title":"FPGA-based fine-grain parallel computing (abstract only)","display_name":"FPGA-based fine-grain parallel computing (abstract only)","publication_year":2011,"publication_date":"2011-02-27","ids":{"openalex":"https://openalex.org/W2155992789","doi":"https://doi.org/10.1145/1950413.1950480","mag":"2155992789"},"language":"en","primary_location":{"id":"doi:10.1145/1950413.1950480","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103400800","display_name":"Andrew W. Hill","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andrew W. Hill","raw_affiliation_strings":["University of California, Santa Cruz, Santa Cruz, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089339093","display_name":"Andrea Di Blas","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrea Di Blas","raw_affiliation_strings":["University of California, Santa Cruz, Santa Cruz, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047915561","display_name":"Richard Hughey","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Hughey","raw_affiliation_strings":["University of California, Santa Cruz, Santa Cruz, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103400800"],"corresponding_institution_ids":["https://openalex.org/I185103710"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.20549525,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8377851247787476},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7722669243812561},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.725249171257019},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.55510413646698},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.4973762333393097},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.49034738540649414},{"id":"https://openalex.org/keywords/kestrel","display_name":"Kestrel","score":0.47337549924850464},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4160207509994507},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38866516947746277},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37774643301963806},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3728971779346466}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8377851247787476},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7722669243812561},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.725249171257019},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.55510413646698},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.4973762333393097},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.49034738540649414},{"id":"https://openalex.org/C2780750384","wikidata":"https://www.wikidata.org/wiki/Q2488588","display_name":"Kestrel","level":3,"score":0.47337549924850464},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4160207509994507},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38866516947746277},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37774643301963806},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3728971779346466},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C188382862","wikidata":"https://www.wikidata.org/wiki/Q170430","display_name":"Predation","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1950413.1950480","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1976631023","https://openalex.org/W2003459643","https://openalex.org/W2126613433"],"related_works":["https://openalex.org/W2551612861","https://openalex.org/W2255048617","https://openalex.org/W2092102951","https://openalex.org/W1512604874","https://openalex.org/W2140636994","https://openalex.org/W2142204081","https://openalex.org/W2158982898","https://openalex.org/W1784407820","https://openalex.org/W2883786246","https://openalex.org/W1975707871"],"abstract_inverted_index":{"FPGAs":[0,28,46],"are":[1],"increasing":[2],"in":[3,32],"computing":[4,52],"power":[5],"at":[6],"a":[7,69,76,98,102,111,129,132],"significant":[8,18],"rate":[9],"while":[10],"the":[11,43,65,93,121],"non-recurring":[12],"engineering":[13],"costs":[14],"and":[15,101],"time-to-market":[16],"remain":[17],"lower":[19],"than":[20,92],"those":[21],"for":[22,47],"application-specific":[23],"integrated":[24],"circuits":[25],"(ASICs),":[26],"encouraging":[27],"to":[29,68,107],"be":[30],"used":[31],"areas":[33],"previous":[34],"dominated":[35],"by":[36,53],"ASICs.":[37],"In":[38],"this":[39],"study,":[40],"we":[41,118],"examine":[42],"appropriateness":[44],"of":[45,71,80,105],"high-performance,":[48],"low-volume":[49],"prodution":[50],"parallel":[51,59],"mapping":[54],"an":[55],"existing":[56],"ASIC-based":[57,95],"massively":[58],"single-instruction,":[60],"multiple":[61],"data":[62],"(SIMD)":[63],"computer,":[64],"UCSC":[66],"Kestrel,":[67,96],"variety":[70],"FPGAs.":[72],"The":[73],"design":[74],"has":[75],"raw":[77],"peak":[78],"performance":[79],"over":[81],"187":[82],"billion":[83],"8-bit":[84],"operations":[85],"per":[86],"second":[87],"(OPS),":[88],"48":[89],"times":[90],"faster":[91],"original":[94,123],"using":[97,110],"Xilinx":[99,112],"Virtex-6,":[100],"cost":[103],"efficiency":[104],"up":[106],"81":[108],"MOPS/$":[109],"Spartan-3.":[113],"We":[114],"also":[115],"show":[116],"that":[117],"can":[119],"implement":[120],"entire":[122],"Kestrel":[124],"(512":[125],"processing":[126],"elements)":[127],"as":[128],"system":[130],"on":[131],"single":[133],"programmable":[134],"chip.":[135]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}