{"id":"https://openalex.org/W2112724035","doi":"https://doi.org/10.1145/1950413.1950475","title":"A chip-level path-delay-distribution based Dual-VDD method for low power FPGA (abstract only)","display_name":"A chip-level path-delay-distribution based Dual-VDD method for low power FPGA (abstract only)","publication_year":2011,"publication_date":"2011-02-27","ids":{"openalex":"https://openalex.org/W2112724035","doi":"https://doi.org/10.1145/1950413.1950475","mag":"2112724035"},"language":"en","primary_location":{"id":"doi:10.1145/1950413.1950475","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102891205","display_name":"Jianfeng Zhu","orcid":"https://orcid.org/0000-0002-0485-8034"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfeng Zhu","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110053681","display_name":"Dong Wu","orcid":"https://orcid.org/0009-0005-3376-2057"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong Wu","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074874958","display_name":"Yaru Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yaru Yan","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055163989","display_name":"Yu Xiao","orcid":"https://orcid.org/0000-0002-3849-6895"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao Yu","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101553403","display_name":"Hu He","orcid":"https://orcid.org/0000-0003-3239-430X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hu He","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102144520","display_name":"Liyang Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liyang Pan","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"281","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.75213223695755},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7075047492980957},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6354047060012817},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5444532632827759},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5306151509284973},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5265638828277588},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.502079963684082},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4987359046936035},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.487253338098526},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.4703937768936157},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4594610035419464},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4170720875263214},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.41597670316696167},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3265417218208313},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16998204588890076},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14058241248130798},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12121012806892395}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.75213223695755},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7075047492980957},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6354047060012817},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5444532632827759},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5306151509284973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5265638828277588},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.502079963684082},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4987359046936035},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.487253338098526},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.4703937768936157},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4594610035419464},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4170720875263214},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.41597670316696167},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3265417218208313},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16998204588890076},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14058241248130798},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12121012806892395},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1950413.1950475","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1557877906","https://openalex.org/W1719300925","https://openalex.org/W1979667739","https://openalex.org/W2013409221","https://openalex.org/W2035847677","https://openalex.org/W2124146551","https://openalex.org/W2128409238","https://openalex.org/W2138840350","https://openalex.org/W2144915188","https://openalex.org/W2150549968","https://openalex.org/W2150951913","https://openalex.org/W2151731855","https://openalex.org/W2159142998","https://openalex.org/W2161521898","https://openalex.org/W3103339143","https://openalex.org/W4206682622","https://openalex.org/W4285719527","https://openalex.org/W6609905490"],"related_works":["https://openalex.org/W2157050575","https://openalex.org/W2008937153","https://openalex.org/W1524378029","https://openalex.org/W4398173527","https://openalex.org/W2475719699","https://openalex.org/W2281725944","https://openalex.org/W2943862111","https://openalex.org/W2356898440","https://openalex.org/W2146514983","https://openalex.org/W1846364305"],"abstract_inverted_index":{"Dual-VDD":[0],"FPGA":[1,41,70,125],"architecture":[2],"has":[3],"been":[4],"proposed":[5,107,141],"to":[6,19,122,131],"reduce":[7],"the":[8,52,74,78,96,104,112,124,129,134,140],"FPGA's":[9],"power":[10,79,97,149],"consumption,":[11],"where":[12],"a":[13,30],"low":[14],"VDD":[15,49,59],"(VDDL)":[16],"is":[17,42,62,71,144],"assigned":[18],"non-critical":[20],"resources":[21,24],"and":[22,139],"unused":[23],"are":[25],"power-gated.":[26],"In":[27],"this":[28,109],"paper,":[29],"path-delay-distribution":[31],"(PDD)":[32],"based":[33],"design":[34,105,117],"method":[35,106,118],"of":[36,68],"supply":[37,137],"voltage":[38],"in":[39,108,147],"dual-VDD":[40,69],"developed,":[43],"which":[44],"gives":[45,111],"an":[46,56],"estimated":[47],"optimal":[48,113,136],"solution":[50],"for":[51,133],"required":[53],"applications.":[54],"Meanwhile,":[55],"improved":[57],"tree-based":[58],"assignment":[60,142],"algorithm":[61,143],"accordingly":[63],"designed.":[64],"Thus":[65],"chip-level":[66],"optimization":[67],"achieved":[72],"on":[73,83,101],"chosen":[75],"granularity":[76],"with":[77],"consumption":[80],"minimized.":[81],"Based":[82],"MCNC":[84],"benchmark":[85],"circuits":[86],"at":[87],"90nm":[88],"technology":[89],"node,":[90],"our":[91],"experimental":[92],"result":[93],"shows":[94],"that:":[95],"reduction":[98],"rate":[99],"depends":[100],"VDDL":[102],"level;":[103],"work":[110],"one":[114],"automatically.":[115],"This":[116],"could":[119],"be":[120],"utilized":[121],"guide":[123],"automatic":[126],"design,":[127],"saving":[128],"time":[130],"search":[132],"system's":[135],"voltage,":[138],"more":[145],"efficient":[146],"dynamic":[148],"reduction.":[150]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}