{"id":"https://openalex.org/W2155487564","doi":"https://doi.org/10.1145/1950413.1950470","title":"A prototype FPGA for subthreshold-optimized CMOS (abstract only)","display_name":"A prototype FPGA for subthreshold-optimized CMOS (abstract only)","publication_year":2011,"publication_date":"2011-02-27","ids":{"openalex":"https://openalex.org/W2155487564","doi":"https://doi.org/10.1145/1950413.1950470","mag":"2155487564"},"language":"en","primary_location":{"id":"doi:10.1145/1950413.1950470","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048250815","display_name":"Peter Gro\u00dfmann","orcid":"https://orcid.org/0000-0001-6106-724X"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Peter Grossmann","raw_affiliation_strings":["Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083047329","display_name":"Miriam Leeser","orcid":"https://orcid.org/0000-0002-5624-056X"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miriam Leeser","raw_affiliation_strings":["Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5048250815"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16494458,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"279","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.9530242681503296},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8507606983184814},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7088302373886108},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.677497148513794},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6735582947731018},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6024042367935181},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6016106605529785},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49875473976135254},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.43787747621536255},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43537211418151855},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.381023645401001},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35009193420410156},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3302695155143738},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2386283278465271},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17629975080490112},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08801260590553284}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.9530242681503296},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8507606983184814},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7088302373886108},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.677497148513794},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6735582947731018},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6024042367935181},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6016106605529785},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49875473976135254},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.43787747621536255},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43537211418151855},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.381023645401001},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35009193420410156},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3302695155143738},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2386283278465271},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17629975080490112},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08801260590553284},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1950413.1950470","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2155827627","https://openalex.org/W39373273","https://openalex.org/W4242937255","https://openalex.org/W2131019417","https://openalex.org/W2018127069","https://openalex.org/W2132385758","https://openalex.org/W2766813066","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"are":[4],"frequently":[5],"used":[6],"in":[7,21,48,61,100],"low":[8,32],"power":[9,50,122],"systems":[10],"because":[11],"they":[12],"can":[13],"implement":[14,116],"the":[15,29,72,113],"same":[16],"functionality":[17],"as":[18],"a":[19,22],"microprocessor":[20],"more":[23],"energy-efficient":[24],"manner":[25],"while":[26],"still":[27],"offering":[28],"benefits":[30,73],"of":[31,63,74,93,128,130],"development":[33],"time":[34],"and":[35,87],"cost":[36],"relative":[37],"to":[38,78,90,115,126],"an":[39,117],"ASIC.":[40],"Similar":[41],"advantages":[42],"for":[43,120],"FPGAs":[44],"may":[45],"be":[46],"found":[47],"ultra-low":[49,121],"applications":[51,123],"operating":[52],"at":[53],"subthreshold":[54,79],"supply":[55],"voltages,":[56],"where":[57],"performance":[58],"is":[59,84,103],"sacrificed":[60],"favor":[62],"increased":[64],"energy":[65],"efficiency.":[66],"Process":[67],"technology":[68,111],"research":[69,83],"has":[70,88],"demonstrated":[71],"tailoring":[75],"device":[76],"design":[77],"operation.":[80],"Subthreshold":[81],"FPGA":[82,98,118],"only":[85],"beginning,":[86],"yet":[89],"consider":[91],"use":[92],"subthreshold-optimized":[94,101],"devices.":[95],"A":[96],"simplified":[97],"implemented":[99],"CMOS":[102],"presented.":[104],"The":[105],"results":[106],"obtained":[107],"show":[108],"that":[109],"this":[110],"provides":[112],"capability":[114],"suitable":[119],"consuming":[124],"tens":[125],"hundreds":[127],"microwatts":[129],"average":[131],"power.":[132]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}