{"id":"https://openalex.org/W2026751157","doi":"https://doi.org/10.1145/1950413.1950467","title":"On timing yield improvement for FPGA designs using architectural symmetry (abstract only)","display_name":"On timing yield improvement for FPGA designs using architectural symmetry (abstract only)","publication_year":2011,"publication_date":"2011-02-27","ids":{"openalex":"https://openalex.org/W2026751157","doi":"https://doi.org/10.1145/1950413.1950467","mag":"2026751157"},"language":"en","primary_location":{"id":"doi:10.1145/1950413.1950467","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950467","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100892776","display_name":"Haile Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Haile Yu","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088556682","display_name":"Qiang Xu","orcid":"https://orcid.org/0000-0001-6747-126X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Qiang Xu","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107994859","display_name":"Philip H. W. Leong","orcid":"https://orcid.org/0000-0002-3923-3499"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"The University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Philip H.W. Leong","raw_affiliation_strings":["The University of Sydney, Sydney, Australia","The University of Sydney Sydney, Australia#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Sydney, Sydney, Australia","institution_ids":["https://openalex.org/I129604602"]},{"raw_affiliation_string":"The University of Sydney Sydney, Australia#TAB#","institution_ids":["https://openalex.org/I129604602"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09089123,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"278","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7945652604103088},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7282875180244446},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7041147947311401},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6931484937667847},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6157433390617371},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5151223540306091},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.5095481872558594},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48466235399246216},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47910287976264954},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4583423137664795},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4567800760269165},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4329460859298706},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4272172451019287},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.4215620756149292},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4192350506782532},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.41573670506477356},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4142977297306061},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36241549253463745},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3098639249801636},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.30363160371780396},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.24504196643829346},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23577532172203064},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12187358736991882}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7945652604103088},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7282875180244446},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7041147947311401},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6931484937667847},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6157433390617371},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5151223540306091},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.5095481872558594},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48466235399246216},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47910287976264954},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4583423137664795},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4567800760269165},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4329460859298706},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4272172451019287},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.4215620756149292},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4192350506782532},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.41573670506477356},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4142977297306061},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36241549253463745},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3098639249801636},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.30363160371780396},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.24504196643829346},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23577532172203064},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12187358736991882},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1950413.1950467","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950467","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1995056098","https://openalex.org/W2525077515","https://openalex.org/W2126460975","https://openalex.org/W2118152793","https://openalex.org/W2160859600","https://openalex.org/W2141625582","https://openalex.org/W3092420867","https://openalex.org/W2115729972","https://openalex.org/W3144161597","https://openalex.org/W4388000032"],"abstract_inverted_index":{"As":[0],"semiconductor":[1],"manufacturing":[2],"technology":[3],"continues":[4],"towards":[5],"reduced":[6],"feature":[7],"sizes,":[8],"timing":[9,103,183],"yield":[10,181],"will":[11],"degrade":[12],"due":[13],"to":[14,45,90,137,171],"increased":[15],"process":[16,95,167,188],"variation.":[17,96,189],"Traditional":[18],"variation":[19,36,48,125,139],"aware":[20,140],"design":[21,107,117,141,153],"(VAD)":[22],"methodologies":[23],"address":[24],"this":[25,53],"problem":[26],"by":[27,79],"using":[28],"chipwise":[29,47],"placement":[30,129],"and":[31,50,82,115,127,130,182],"routing":[32,131],"optimizations":[33],"given":[34],"the":[35,56,85,92,174,185],"distribution":[37],"is":[38,42,109,144,177],"obtained.":[39],"However,":[40],"it":[41,143],"very":[43],"time-consuming":[44],"do":[46],"characterization":[49,126],"optimization.":[51],"Therefore,":[52],"work":[54],"proposes":[55],"use":[57],"of":[58,68,87,94,149,159,187],"symmetry":[59],"in":[60,147,165,179,184],"FPGA":[61,106],"architectures":[62],"so":[63],"that":[64,173],"a":[65,75,156],"large":[66,157],"range":[67],"timing-equivalent":[69],"configurations":[70],"can":[71],"be":[72],"derived":[73],"from":[74],"single":[76],"initial":[77],"implementation":[78,154],"configuration":[80],"rotation":[81],"flipping,":[83],"allowing":[84],"application":[86],"post-silicon":[88],"tuning":[89],"mitigate":[91],"effects":[93],"Additionally,":[97],"logic":[98],"element":[99],"swaps":[100],"further":[101],"improve":[102],"performance.":[104],"An":[105],"methodology":[108,121],"presented":[110],"which":[111],"combines":[112],"configuration-level":[113],"redundancy":[114],"fine-grained":[116],"tuning.":[118],"The":[119],"proposed":[120,175],"does":[122],"not":[123],"need":[124],"customized":[128],"for":[132,152],"each":[133],"individual":[134],"FPGA.":[135],"Compared":[136],"other":[138],"methods,":[142],"more":[145],"cost-efficient":[146],"terms":[148],"run-time,":[150],"especially":[151],"on":[155],"amount":[158],"FPGAs.":[160],"Twenty":[161],"MCNC":[162],"benchmark":[163],"circuits":[164],"different":[166],"technologies":[168],"were":[169],"used":[170],"show":[172],"method":[176],"effective":[178],"improving":[180],"presence":[186]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}