{"id":"https://openalex.org/W1964219624","doi":"https://doi.org/10.1145/1950413.1950461","title":"Memory-efficient and scalable virtual routers using FPGA","display_name":"Memory-efficient and scalable virtual routers using FPGA","publication_year":2011,"publication_date":"2011-02-27","ids":{"openalex":"https://openalex.org/W1964219624","doi":"https://doi.org/10.1145/1950413.1950461","mag":"1964219624"},"language":"en","primary_location":{"id":"doi:10.1145/1950413.1950461","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050425828","display_name":"Hoang Le","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hoang Le","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032744750","display_name":"Thilan Ganegedara","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thilan Ganegedara","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor K. Prasanna","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":5.8517,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.96111258,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7975022792816162},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7409695386886597},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.587949812412262},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5085262060165405},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.452978253364563},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40010368824005127},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39716365933418274},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3901531398296356},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2698656916618347},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.125981867313385}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7975022792816162},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7409695386886597},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.587949812412262},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5085262060165405},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.452978253364563},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40010368824005127},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39716365933418274},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3901531398296356},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2698656916618347},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.125981867313385}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1950413.1950461","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.294.5571","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.294.5571","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://halcyon.usc.edu/~pk/prasannawebsite/papers/2011/le_fpga_2011.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1554299674","https://openalex.org/W1589802961","https://openalex.org/W1968801809","https://openalex.org/W1995317083","https://openalex.org/W2025446830","https://openalex.org/W2060898162","https://openalex.org/W2089289218","https://openalex.org/W2089827622","https://openalex.org/W2122278750","https://openalex.org/W2130908665","https://openalex.org/W2151567632","https://openalex.org/W2152243017","https://openalex.org/W2155512447","https://openalex.org/W2156098376","https://openalex.org/W2156874421","https://openalex.org/W2158564757","https://openalex.org/W4234788970","https://openalex.org/W6633014078"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2389214306","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Router":[0],"virtualization":[1],"has":[2],"recently":[3],"gained":[4],"much":[5],"interest":[6],"in":[7,28,58],"the":[8,52,62,69,81,84,92,113,124,163],"research":[9],"community.":[10],"It":[11],"allows":[12],"multiple":[13],"virtual":[14,31,38,53,82,144],"router":[15,23,39,93],"instances":[16],"to":[17,49,61,73,112,169],"run":[18],"on":[19,123],"a":[20,103,132,152,179],"common":[21],"physical":[22],"platform.":[24],"The":[25,119],"key":[26],"metrics":[27],"designing":[29],"network":[30],"routers":[32],"are:":[33],"(1)":[34],"number":[35,43,114,126],"of":[36,44,76,115,127,182],"supported":[37],"instances,":[40],"(2)":[41],"total":[42,125],"prefixes,":[45],"and":[46,147,172],"(3)":[47],"ability":[48],"quickly":[50],"update":[51],"table.":[54],"Limited":[55],"on-chip":[56],"memory":[57],"FPGA":[59],"leads":[60],"need":[63],"for":[64,139],"memory-efficient":[65],"merging":[66,85,105],"algorithms.":[67],"On":[68],"other":[70],"hand,":[71],"due":[72],"high":[74],"frequency":[75],"combined":[77],"updates":[78],"from":[79],"all":[80],"routers,":[83],"algorithms":[86],"must":[87,94],"be":[88],"highly":[89],"efficient.":[90],"Hence,":[91],"support":[95,167],"quick":[96,148],"updates.":[97],"In":[98],"this":[99],"paper,":[100],"we":[101],"propose":[102,131],"simple":[104],"algorithm":[106],"whose":[107],"performance":[108,120],"is":[109,192],"not":[110],"sensitive":[111],"routing":[116,145],"tables":[117,146],"considered.":[118],"solely":[121],"depends":[122],"prefixes.":[128,175],"We":[129],"also":[130],"novel":[133],"scalable,":[134],"high-throughput":[135],"linear":[136],"pipeline":[137],"architecture":[138,165],"IP-lookup":[140],"that":[141],"supports":[142],"large":[143],"non-blocking":[149],"update.":[150],"Using":[151],"state-of-the-art":[153],"Field":[154],"Programmable":[155],"Gate":[156],"Array":[157],"(FPGA)":[158],"along":[159],"with":[160],"external":[161,190],"SRAM,":[162],"proposed":[164],"can":[166],"up":[168],"16M":[170],"IPv4":[171],"880K":[173],"IPv6":[174],"Our":[176],"implementation":[177],"shows":[178],"sustained":[180],"through-put":[181],"400":[183],"million":[184],"lookups":[185],"per":[186],"second,":[187],"even":[188],"when":[189],"SRAM":[191],"used.":[193]},"counts_by_year":[{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":7}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}