{"id":"https://openalex.org/W2001435604","doi":"https://doi.org/10.1145/1950413.1950448","title":"Performance estimation framework for automated exploration of CPU-accelerator architectures","display_name":"Performance estimation framework for automated exploration of CPU-accelerator architectures","publication_year":2011,"publication_date":"2011-02-27","ids":{"openalex":"https://openalex.org/W2001435604","doi":"https://doi.org/10.1145/1950413.1950448","mag":"2001435604"},"language":"en","primary_location":{"id":"doi:10.1145/1950413.1950448","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009852288","display_name":"Tobias Kenter","orcid":"https://orcid.org/0000-0002-5088-0267"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias Kenter","raw_affiliation_strings":["University of Paderborn, Paderborn, Germany","University of Paderborn,, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"University of Paderborn,, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039484700","display_name":"Christian Plessl","orcid":"https://orcid.org/0000-0001-5728-9982"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Plessl","raw_affiliation_strings":["University of Paderborn, Paderborn, Germany","University of Paderborn,, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"University of Paderborn,, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069368714","display_name":"Marco Platzner","orcid":"https://orcid.org/0000-0002-6893-063X"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marco Platzner","raw_affiliation_strings":["University of Paderborn, Paderborn, Germany","University of Paderborn,, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"University of Paderborn,, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060648898","display_name":"Michael Kauschke","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Michael Kauschke","raw_affiliation_strings":["Intel Microprocessor Technology Lab, Braunschweig, Germany","Intel Microprocessor Technology Lab, Braunschweig, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Microprocessor Technology Lab, Braunschweig, Germany","institution_ids":["https://openalex.org/I4210094487"]},{"raw_affiliation_string":"Intel Microprocessor Technology Lab, Braunschweig, Germany#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5153,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65445508,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"177","last_page":"180"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.8534024953842163},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8405947089195251},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.7508024573326111},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6562655568122864},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5212253332138062},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4883229434490204},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.487925261259079},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4725382328033447},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46636494994163513},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4580669701099396},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.427593469619751},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29629045724868774},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17602002620697021}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.8534024953842163},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8405947089195251},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.7508024573326111},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6562655568122864},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5212253332138062},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4883229434490204},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.487925261259079},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4725382328033447},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46636494994163513},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4580669701099396},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.427593469619751},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29629045724868774},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17602002620697021},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1950413.1950448","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W66196768","https://openalex.org/W1686420892","https://openalex.org/W2115294662","https://openalex.org/W2116199274","https://openalex.org/W2153185479"],"related_works":["https://openalex.org/W3133116121","https://openalex.org/W2625058759","https://openalex.org/W3195471267","https://openalex.org/W2971009090","https://openalex.org/W3032310658","https://openalex.org/W3193212547","https://openalex.org/W3157864596","https://openalex.org/W2295680811","https://openalex.org/W4295935044","https://openalex.org/W4307961910"],"abstract_inverted_index":{"In":[0],"this":[1,58],"paper":[2],"we":[3,47,87],"present":[4],"a":[5,21,27,34,49],"fast":[6],"and":[7,73,94,102],"fully":[8],"automated":[9],"approach":[10],"for":[11,91,96],"studying":[12],"the":[13,53,64,67,84],"design":[14],"space":[15],"when":[16],"interfacing":[17],"reconfigurable":[18],"accelerators":[19],"with":[20,60],"CPU.":[22],"Our":[23],"challenge":[24],"is,":[25],"that":[26,37,56],"reasonable":[28],"evaluation":[29],"of":[30,41,63,79],"architecture":[31,44,69],"parameters":[32],"requires":[33],"hardware/software":[35],"partitioning":[36,59,85],"makes":[38],"best":[39],"use":[40,78],"each":[42],"given":[43],"configuration.":[45],"Therefore":[46],"developed":[48],"framework":[50],"based":[51],"on":[52,66],"LLVM":[54],"infrastructure":[55],"performs":[57],"high-level":[61],"estimation":[62],"runtime":[65],"target":[68],"utilizing":[70],"profiling":[71],"information":[72],"code":[74],"analysis.":[75],"By":[76],"making":[77],"program":[80],"characteristics":[81],"also":[82],"during":[83],"process,":[86],"improve":[88],"previous":[89],"results":[90],"various":[92],"benchmarks":[93],"especially":[95],"growing":[97],"interface":[98],"latencies":[99],"between":[100],"CPU":[101],"accelerator.":[103]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}