{"id":"https://openalex.org/W2022128349","doi":"https://doi.org/10.1145/1950413.1950421","title":"Leap scratchpads","display_name":"Leap scratchpads","publication_year":2011,"publication_date":"2011-02-27","ids":{"openalex":"https://openalex.org/W2022128349","doi":"https://doi.org/10.1145/1950413.1950421","mag":"2022128349"},"language":"en","primary_location":{"id":"doi:10.1145/1950413.1950421","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109306000","display_name":"Michael Adler","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael Adler","raw_affiliation_strings":["Intel Corporation, Hudson, MA, USA","[Intel Corporation, Hudson, MA, USA]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Corporation, Hudson, MA, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027505039","display_name":"Kermin Fleming","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kermin E. Fleming","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA","Massachusetts Institute of Technology; ,; Cambridge MA USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Massachusetts Institute of Technology; ,; Cambridge MA USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024901904","display_name":"Angshuman Parashar","orcid":"https://orcid.org/0000-0001-9936-6501"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Angshuman Parashar","raw_affiliation_strings":["Intel Corporation, Hudson, MA, USA","[Intel Corporation, Hudson, MA, USA]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Corporation, Hudson, MA, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009910914","display_name":"Michael Pellauer","orcid":"https://orcid.org/0000-0002-5305-4307"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Pellauer","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA","Massachusetts Institute of Technology; ,; Cambridge MA USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Massachusetts Institute of Technology; ,; Cambridge MA USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joel Emer","raw_affiliation_strings":["Intel Corporation, Hudson, MA, USA","[Intel Corporation, Hudson, MA, USA]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Corporation, Hudson, MA, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5109306000"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":5.7928,"has_fulltext":false,"cited_by_count":89,"citation_normalized_percentile":{"value":0.96497089,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8144251108169556},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.6575957536697388},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.5039629340171814},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4702811539173126},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.44846755266189575},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.43775567412376404},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.43641960620880127},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41038379073143005},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36865562200546265},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3357897400856018},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.261554479598999},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15736344456672668}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8144251108169556},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.6575957536697388},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.5039629340171814},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4702811539173126},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.44846755266189575},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.43775567412376404},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.43641960620880127},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41038379073143005},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36865562200546265},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3357897400856018},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.261554479598999},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15736344456672668}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1950413.1950421","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1950413.1950421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1772887859","https://openalex.org/W2034248530","https://openalex.org/W2036952936","https://openalex.org/W2095353352","https://openalex.org/W2112432448","https://openalex.org/W2117790850","https://openalex.org/W2118033008","https://openalex.org/W2143650860","https://openalex.org/W2161698662","https://openalex.org/W4245969191"],"related_works":["https://openalex.org/W4243333834","https://openalex.org/W2138847","https://openalex.org/W2078640694","https://openalex.org/W4249130715","https://openalex.org/W2055367414","https://openalex.org/W116791138","https://openalex.org/W1421493983","https://openalex.org/W1698699620","https://openalex.org/W2953954757","https://openalex.org/W261562921"],"abstract_inverted_index":{"Developers":[0],"accelerating":[1],"applications":[2],"on":[3],"FPGAs":[4],"or":[5],"other":[6],"reconfigurable":[7],"logic":[8],"have":[9],"nothing":[10],"but":[11],"raw":[12],"memory":[13,27,38,41],"devices":[14],"in":[15],"their":[16],"standard":[17],"toolkits.":[18],"Each":[19],"project":[20],"typically":[21],"includes":[22],"tedious":[23],"development":[24],"of":[25,45],"single-use":[26],"management.":[28,39],"Software":[29],"developers":[30],"expect":[31],"a":[32],"programming":[33],"environment":[34],"to":[35],"include":[36],"automatic":[37],"Virtual":[40],"provides":[42],"the":[43],"illusion":[44],"very":[46],"large":[47],"arrays":[48],"and":[49],"processor":[50],"caches":[51],"reduce":[52],"access":[53],"latency":[54],"without":[55],"explicit":[56],"programmer":[57],"instructions.":[58]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":15},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}