{"id":"https://openalex.org/W2022915829","doi":"https://doi.org/10.1145/1947940.1947986","title":"Performance optimization of CNFET for ultra-low power reconfigurable architecture","display_name":"Performance optimization of CNFET for ultra-low power reconfigurable architecture","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W2022915829","doi":"https://doi.org/10.1145/1947940.1947986","mag":"2022915829"},"language":"en","primary_location":{"id":"doi:10.1145/1947940.1947986","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1947940.1947986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 International Conference on Communication, Computing & Security - ICCCS '11","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068036540","display_name":"S. D. Pable","orcid":null},"institutions":[{"id":"https://openalex.org/I171210897","display_name":"Aligarh Muslim University","ror":"https://ror.org/03kw9gc02","country_code":"IN","type":"education","lineage":["https://openalex.org/I171210897"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"S. D. Pable","raw_affiliation_strings":["Aligarh Muslim University, Aligarh, India","Aligarh Muslim University,Aligarh,India"],"affiliations":[{"raw_affiliation_string":"Aligarh Muslim University, Aligarh, India","institution_ids":["https://openalex.org/I171210897"]},{"raw_affiliation_string":"Aligarh Muslim University,Aligarh,India","institution_ids":["https://openalex.org/I171210897"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100602605","display_name":"Mohd. Hasan","orcid":"https://orcid.org/0000-0002-9067-867X"},"institutions":[{"id":"https://openalex.org/I171210897","display_name":"Aligarh Muslim University","ror":"https://ror.org/03kw9gc02","country_code":"IN","type":"education","lineage":["https://openalex.org/I171210897"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mohd. Hasan","raw_affiliation_strings":["Aligarh Muslim University, Aligarh, India","Aligarh Muslim University,Aligarh,India"],"affiliations":[{"raw_affiliation_string":"Aligarh Muslim University, Aligarh, India","institution_ids":["https://openalex.org/I171210897"]},{"raw_affiliation_string":"Aligarh Muslim University,Aligarh,India","institution_ids":["https://openalex.org/I171210897"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068036540"],"corresponding_institution_ids":["https://openalex.org/I171210897"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08598593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"215","last_page":"215"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7460387349128723},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6998246908187866},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6997954249382019},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6875730752944946},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5337572693824768},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4888264536857605},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4865659773349762},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4544619917869568},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4500749409198761},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.44544920325279236},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.44073277711868286},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4129573404788971},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39724448323249817},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3842792510986328},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27624472975730896},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.26595067977905273},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.2295304834842682},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21385106444358826},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20300686359405518},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07613572478294373}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7460387349128723},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6998246908187866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6997954249382019},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6875730752944946},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5337572693824768},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4888264536857605},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4865659773349762},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4544619917869568},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4500749409198761},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.44544920325279236},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.44073277711868286},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4129573404788971},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39724448323249817},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3842792510986328},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27624472975730896},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26595067977905273},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2295304834842682},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21385106444358826},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20300686359405518},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07613572478294373},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1947940.1947986","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1947940.1947986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 International Conference on Communication, Computing & Security - ICCCS '11","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W617627058","https://openalex.org/W649475307","https://openalex.org/W1588280643","https://openalex.org/W1979372708","https://openalex.org/W2013167650","https://openalex.org/W2023801945","https://openalex.org/W2052846495","https://openalex.org/W2107093723","https://openalex.org/W2118973076","https://openalex.org/W2130021306","https://openalex.org/W2159448561","https://openalex.org/W2159507269","https://openalex.org/W2172161464"],"related_works":["https://openalex.org/W2510992755","https://openalex.org/W2020064877","https://openalex.org/W2056387586","https://openalex.org/W1515931217","https://openalex.org/W2545960595","https://openalex.org/W2167755006","https://openalex.org/W2145169882","https://openalex.org/W2762672358","https://openalex.org/W2044919502","https://openalex.org/W2104408907"],"abstract_inverted_index":{"The":[0,15],"designers":[1],"of":[2,18,34,47,65,69,84,88,105,120],"field":[3],"programmable":[4],"gate":[5],"array":[6],"(FPGAs)":[7],"always":[8],"devote":[9],"to":[10,31,80],"optimize":[11],"the":[12,82,86,102,117],"chip":[13],"performance.":[14],"fabrication":[16],"cost":[17],"ASICs":[19,48],"is":[20,29,77],"rising":[21],"exponentially":[22],"in":[23,45,49,59,91,128,147],"deep":[24,129],"submicron":[25,130],"and":[26,62,137],"hence":[27],"it":[28,76],"important":[30,79],"investigate":[32,81],"ways":[33],"reducing":[35],"FPGA":[36,89,108],"power":[37,70,97,135],"consumption":[38],"so":[39],"that":[40],"they":[41],"can":[42],"also":[43,78],"deploy":[44],"place":[46],"portable":[50],"energy":[51,55],"constrained":[52],"applications.":[53,98],"Minimum":[54],"delay":[56,148],"point":[57],"occurs":[58],"subthreshold":[60,63,92,103],"region":[61,93,132],"operation":[64],"circuits":[66],"shows":[67,144],"order":[68],"saving":[71],"over":[72],"superthreshold":[73],"circuits.":[74],"Therefore,":[75],"possibility":[83],"extending":[85],"use":[87],"even":[90],"for":[94,133],"ultra":[95],"low":[96],"This":[99],"paper":[100],"investigates":[101],"performance":[104,118],"a":[106],"basic":[107],"building":[109],"block-a":[110],"Look":[111],"up":[112],"Table":[113],"(LUT).":[114],"It":[115],"presents":[116],"optimization":[119],"CNFET":[121],"based":[122],"fully":[123],"encoded":[124],"three":[125],"inputs":[126],"LUT":[127,142],"(DSM)":[131],"delay,":[134],"dissipation":[136],"switching":[138,152],"energy.":[139,153],"Proposed":[140],"multi-chirality":[141],"implementation":[143],"significant":[145],"advantages":[146],"as":[149,151],"well":[150]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}