{"id":"https://openalex.org/W2069623792","doi":"https://doi.org/10.1145/1945023.1945027","title":"Bothnia","display_name":"Bothnia","publication_year":2011,"publication_date":"2011-02-18","ids":{"openalex":"https://openalex.org/W2069623792","doi":"https://doi.org/10.1145/1945023.1945027","mag":"2069623792"},"language":"en","primary_location":{"id":"doi:10.1145/1945023.1945027","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1945023.1945027","pdf_url":null,"source":{"id":"https://openalex.org/S50071195","display_name":"ACM SIGOPS Operating Systems Review","issn_l":"0163-5980","issn":["0163-5980","1943-586X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGOPS Operating Systems Review","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019370884","display_name":"Gautham N. Chinya","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gautham N. Chinya","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs, Intel Corporation","Microarchitecture Research Lab, Intel Labs, Intel Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005994838","display_name":"Jamison D. Collins","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jamison D. Collins","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs, Intel Corporation","Microarchitecture Research Lab, Intel Labs, Intel Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008708613","display_name":"Perry H. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Perry H. Wang","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs, Intel Corporation","Microarchitecture Research Lab, Intel Labs, Intel Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054285749","display_name":"Hong Jiang","orcid":"https://orcid.org/0000-0002-1477-9751"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong Jiang","raw_affiliation_strings":["Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation","Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090031333","display_name":"Guei-Yuan Lueh","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guei-Yuan Lueh","raw_affiliation_strings":["Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation","Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067937813","display_name":"Thomas A. Piazza","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas A. Piazza","raw_affiliation_strings":["Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation","Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Visual and Parallel Computing Group, Intel Architecture Group, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100369619","display_name":"Hong Wang","orcid":"https://orcid.org/0000-0002-9876-0176"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong Wang","raw_affiliation_strings":["Microarchitecture Research Lab, Intel Labs, Intel Corporation","Microarchitecture Research Lab, Intel Labs, Intel Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Labs, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.484,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.85303913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"45","issue":"1","first_page":"11","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10481","display_name":"Computer Graphics and Visualization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10481","display_name":"Computer Graphics and Visualization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8589155673980713},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6398740410804749},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5853798389434814},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5821324586868286},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5164965987205505},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.46967607736587524},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4640694260597229},{"id":"https://openalex.org/keywords/rendering","display_name":"Rendering (computer graphics)","score":0.46102696657180786},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4562590718269348},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4116598069667816},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.3420448899269104},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3266516327857971},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.29347050189971924}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8589155673980713},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6398740410804749},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5853798389434814},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5821324586868286},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5164965987205505},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.46967607736587524},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4640694260597229},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.46102696657180786},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4562590718269348},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4116598069667816},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.3420448899269104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3266516327857971},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.29347050189971924}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1945023.1945027","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1945023.1945027","pdf_url":null,"source":{"id":"https://openalex.org/S50071195","display_name":"ACM SIGOPS Operating Systems Review","issn_l":"0163-5980","issn":["0163-5980","1943-586X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGOPS Operating Systems Review","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1963829156","https://openalex.org/W2007432529","https://openalex.org/W2022941486","https://openalex.org/W2026063955","https://openalex.org/W2032309817","https://openalex.org/W2059807497","https://openalex.org/W2063160743","https://openalex.org/W2108157916","https://openalex.org/W2121758805","https://openalex.org/W2144643978","https://openalex.org/W2163229756","https://openalex.org/W2169150396","https://openalex.org/W4236135525"],"related_works":["https://openalex.org/W1993191611","https://openalex.org/W2003336045","https://openalex.org/W2806898911","https://openalex.org/W2755264124","https://openalex.org/W1886935063","https://openalex.org/W2489895945","https://openalex.org/W1981150561","https://openalex.org/W2962920366","https://openalex.org/W2572099918","https://openalex.org/W2122407197"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"introduce":[4],"Bothnia,":[5,25],"an":[6,126],"extension":[7],"to":[8,14,132,141],"the":[9,26,34,68,75,84,112,119,134,155],"Intel":[10,27,59,106,113],"production":[11],"graphics":[12,28,37],"driver":[13,30],"support":[15,32,143],"a":[16,42,89,94,102,137],"shared":[17,147],"virtual":[18,70,148],"memory":[19],"heterogeneous":[20,46,152],"multithreading":[21],"programming":[22],"model.":[23],"With":[24],"device":[29],"can":[31,50],"both":[33,52,80,160],"traditional":[35],"3D":[36],"rendering":[38],"software":[39],"stack":[40],"and":[41,58,62,83,87,111,163],"new":[43],"class":[44],"of":[45,96,129,146,154],"multithreaded":[47],"applications,":[48],"which":[49],"use":[51],"IA":[53,81,161],"(Intel":[54],"Architecture)":[55],"CPU":[56,82,110,162],"cores":[57,66,86],"integrated":[60,114],"Graphics":[61],"Media":[63],"Accelerator":[64],"(GMA)":[65],"in":[67,79],"same":[69,156],"address":[71,149],"space.":[72],"We":[73],"describe":[74],"necessary":[76],"architectural":[77],"supports":[78],"GMA":[85,115,164],"present":[88],"reference":[90],"Bothnia":[91,124],"implementation.":[92],"For":[93],"set":[95],"GPU":[97,135],"accelerated":[98],"media":[99],"applications":[100],"on":[101,159],"PC":[103],"platform":[104],"with":[105],"Core":[107],"2":[108],"Duo":[109],"X3000":[116],"running":[117],"under":[118],"Windows":[120],"XP":[121],"operating":[122],"system,":[123],"achieves":[125],"average":[127],"speedup":[128],"3.6x":[130],"compared":[131],"using":[133],"as":[136],"device,":[138],"primarily":[139],"due":[140],"Bothnia's":[142],"for":[144],"creation":[145],"space":[150],"between":[151],"threads":[153],"application":[157],"spread":[158],"cores.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}