{"id":"https://openalex.org/W2035445339","doi":"https://doi.org/10.1145/1944862.1944891","title":"NoC-aware cache design for multithreaded execution on tiled chip multiprocessors","display_name":"NoC-aware cache design for multithreaded execution on tiled chip multiprocessors","publication_year":2011,"publication_date":"2011-01-24","ids":{"openalex":"https://openalex.org/W2035445339","doi":"https://doi.org/10.1145/1944862.1944891","mag":"2035445339"},"language":"en","primary_location":{"id":"doi:10.1145/1944862.1944891","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1944862.1944891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027864925","display_name":"Ahmed Abousamra","orcid":"https://orcid.org/0000-0003-1768-9425"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ahmed K. Abousamra","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA","[University of Pittsburgh, Pittsburgh, PA]"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"[University of Pittsburgh, Pittsburgh, PA]","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030875484","display_name":"Alex K. Jones","orcid":"https://orcid.org/0000-0001-7498-0206"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex K. Jones","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA","[University of Pittsburgh, Pittsburgh, PA]"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"[University of Pittsburgh, Pittsburgh, PA]","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038997010","display_name":"Rami Melhem","orcid":"https://orcid.org/0000-0001-6403-5446"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rami G. Melhem","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA","[University of Pittsburgh, Pittsburgh, PA]"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"[University of Pittsburgh, Pittsburgh, PA]","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027864925"],"corresponding_institution_ids":["https://openalex.org/I170201317"],"apc_list":null,"apc_paid":null,"fwci":0.7556,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.72253508,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"205"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8548221588134766},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.749837338924408},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6662359833717346},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5959183573722839},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5894071459770203},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.522149384021759},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5094464421272278},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.485811710357666},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4826970100402832},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46187448501586914},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.38983210921287537},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.38386279344558716},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.30542296171188354},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.27708008885383606},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22805508971214294}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8548221588134766},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.749837338924408},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6662359833717346},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5959183573722839},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5894071459770203},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.522149384021759},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5094464421272278},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.485811710357666},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4826970100402832},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46187448501586914},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.38983210921287537},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.38386279344558716},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.30542296171188354},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.27708008885383606},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22805508971214294},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1944862.1944891","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1944862.1944891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3188516618","display_name":null,"funder_award_id":"CCF-0702452","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1810115926","https://openalex.org/W1978187377","https://openalex.org/W2001505646","https://openalex.org/W2048789167","https://openalex.org/W2077192574","https://openalex.org/W2098334260","https://openalex.org/W2099995085","https://openalex.org/W2100720297","https://openalex.org/W2102472666","https://openalex.org/W2116377381","https://openalex.org/W2117324528","https://openalex.org/W2122337686","https://openalex.org/W2126372249","https://openalex.org/W2133872395","https://openalex.org/W2139239342","https://openalex.org/W2140834004","https://openalex.org/W2143515003","https://openalex.org/W2145021036","https://openalex.org/W2147324445","https://openalex.org/W2151233837","https://openalex.org/W2151254834","https://openalex.org/W2153904572","https://openalex.org/W2154396450","https://openalex.org/W2155739617","https://openalex.org/W2158431367","https://openalex.org/W2161364792","https://openalex.org/W2162415743","https://openalex.org/W2162980521","https://openalex.org/W2164220583","https://openalex.org/W2167308910","https://openalex.org/W2169875292","https://openalex.org/W2171164959","https://openalex.org/W2171238453","https://openalex.org/W2243416539","https://openalex.org/W2911669905","https://openalex.org/W4248800093","https://openalex.org/W4251549117","https://openalex.org/W4255387252"],"related_works":["https://openalex.org/W2115561485","https://openalex.org/W1985089255","https://openalex.org/W2010970156","https://openalex.org/W2153202644","https://openalex.org/W2105895556","https://openalex.org/W2733115356","https://openalex.org/W2377593213","https://openalex.org/W4235861380","https://openalex.org/W2106625514","https://openalex.org/W3089467468"],"abstract_inverted_index":{"In":[0],"chip":[1],"multiprocessors":[2],"(CMPs),":[3],"data":[4,22,42,51],"access":[5,23],"latency":[6,24],"depends":[7],"on":[8,53],"the":[9,13,18,44,54],"memory":[10],"hierarchy":[11],"organization,":[12],"on-chip":[14],"interconnect":[15],"(NoC),":[16],"and":[17,31,50],"running":[19],"workload.":[20],"Reducing":[21],"is":[25],"vital":[26],"to":[27],"achieving":[28],"performance":[29],"improvements":[30],"scalability":[32],"of":[33,41],"threaded":[34],"applications.":[35],"Multithreaded":[36],"applications":[37],"generally":[38],"exhibit":[39],"sharing":[40],"among":[43],"program":[45],"threads,":[46],"which":[47],"generates":[48],"coherence":[49],"traffic":[52],"NoC.":[55]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}