{"id":"https://openalex.org/W2043688700","doi":"https://doi.org/10.1145/1930037.1930045","title":"Mesochronous NoC technology for power-efficient GALS MPSoCs","display_name":"Mesochronous NoC technology for power-efficient GALS MPSoCs","publication_year":2011,"publication_date":"2011-01-23","ids":{"openalex":"https://openalex.org/W2043688700","doi":"https://doi.org/10.1145/1930037.1930045","mag":"2043688700"},"language":"en","primary_location":{"id":"doi:10.1145/1930037.1930045","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1930037.1930045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010239929","display_name":"Daniele Ludovici","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniele Ludovici","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027446961","display_name":"Alessandro Strano","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Strano","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075050234","display_name":"Georgi Gaydadjiev","orcid":"https://orcid.org/0000-0002-3678-7007"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Georgi N. Gaydadjiev","raw_affiliation_strings":["Delft University of Technology, The Netherlands","Delft University of Technology, The Netherlands;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft University of Technology, The Netherlands;","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.1461,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.92584043,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7377543449401855},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6587187647819519},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5663630962371826},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.535872220993042},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5234127640724182},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5175132751464844},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.4621501564979553},{"id":"https://openalex.org/keywords/homogeneous","display_name":"Homogeneous","score":0.4567923843860626},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4419935941696167},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.435799777507782},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4283581078052521},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.40269923210144043},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2268408238887787}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7377543449401855},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6587187647819519},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5663630962371826},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.535872220993042},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5234127640724182},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5175132751464844},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.4621501564979553},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.4567923843860626},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4419935941696167},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.435799777507782},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4283581078052521},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.40269923210144043},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2268408238887787},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1930037.1930045","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1930037.1930045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/1431510","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1431510","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3596569259","display_name":null,"funder_award_id":"FP7-ICT-214364","funder_id":"https://openalex.org/F4320334960","funder_display_name":"Seventh Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320334960","display_name":"Seventh Framework Programme","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320338370","display_name":"FP7 Information and Communication Technologies","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1600358781","https://openalex.org/W1975703516","https://openalex.org/W1997188504","https://openalex.org/W2003049733","https://openalex.org/W2071979687","https://openalex.org/W2087010081","https://openalex.org/W2095314640","https://openalex.org/W2118022726","https://openalex.org/W2130494464","https://openalex.org/W2136692989","https://openalex.org/W2140427713","https://openalex.org/W2141690700","https://openalex.org/W2152385473","https://openalex.org/W2156193159","https://openalex.org/W2157314248","https://openalex.org/W2159747318","https://openalex.org/W2162867364","https://openalex.org/W2165370369","https://openalex.org/W2168082067","https://openalex.org/W2169053664","https://openalex.org/W2540512941","https://openalex.org/W3145659410","https://openalex.org/W6672613624"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W4297990507","https://openalex.org/W2560375935","https://openalex.org/W2039453232","https://openalex.org/W2144357574","https://openalex.org/W3198758847","https://openalex.org/W3117657225","https://openalex.org/W1966325333","https://openalex.org/W4230458348"],"abstract_inverted_index":{"MPSoCs":[0],"are":[1],"today":[2],"frequently":[3],"designed":[4],"as":[5,30],"the":[6,22,48,55,59,68,74,78,83,95,131],"composition":[7],"of":[8,58,77,137],"multiple":[9],"voltage/frequency":[10],"islands,":[11],"thus":[12],"calling":[13],"for":[14,139],"a":[15,31,64],"GALS":[16],"clocking":[17],"style.":[18],"In":[19],"this":[20],"context,":[21],"on-chip":[23],"interconnection":[24],"network":[25,79,96],"can":[26,39,110],"be":[27,40,111],"either":[28],"inferred":[29],"single":[32],"and":[33,81,100,127],"independent":[34],"clock":[35],"domain":[36,80],"or":[37],"it":[38,52,114],"distributed":[41],"among":[42],"core's":[43],"domains.":[44],"This":[45,90],"paper":[46,91],"targets":[47],"former":[49],"scenario,":[50],"since":[51],"results":[53],"in":[54,73,82],"homogeneous":[56],"speed":[57],"NoC":[60,104,133],"switching":[61],"elements.":[62],"From":[63],"physical":[65],"design":[66],"viewpoint,":[67],"main":[69,108],"issues":[70],"lie":[71],"however":[72],"chip-wide":[75],"extension":[76],"growing":[84],"uncertainties":[85],"affecting":[86],"nanoscale":[87],"silicon":[88],"technologies.":[89],"proves":[92],"that":[93],"partitioning":[94],"into":[97],"mesochronous":[98,122,132],"domains":[99],"merging":[101],"synchronizers":[102],"with":[103,124],"building":[105],"blocks,":[106],"two":[107],"advantages":[109],"achieved.":[112],"First,":[113],"is":[115],"possible":[116],"to":[117,121],"evolve":[118],"synchronous":[119],"networks":[120],"ones":[123],"marginal":[125],"performance":[126],"area":[128],"overhead.":[129],"Second,":[130],"exposes":[134],"more":[135],"degrees":[136],"freedom":[138],"power":[140],"optimization.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}