{"id":"https://openalex.org/W2056410596","doi":"https://doi.org/10.1145/1926367.1926380","title":"Multipliers for floating-point double precision and beyond on FPGAs","display_name":"Multipliers for floating-point double precision and beyond on FPGAs","publication_year":2010,"publication_date":"2010-09-14","ids":{"openalex":"https://openalex.org/W2056410596","doi":"https://doi.org/10.1145/1926367.1926380","mag":"2056410596"},"language":"en","primary_location":{"id":"doi:10.1145/1926367.1926380","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1926367.1926380","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ens-lyon.hal.science/ensl-00475781","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010742852","display_name":"Sebastian B\u0103nescu","orcid":"https://orcid.org/0000-0003-0771-4826"},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Sebastian Banescu","raw_affiliation_strings":["Technical University of Cluj-Napoca, Romania","Technical University of Cluj- Napoca, Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]},{"raw_affiliation_string":"Technical University of Cluj- Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035966925","display_name":"Florent de Dinechin","orcid":"https://orcid.org/0000-0003-4927-3301"},"institutions":[{"id":"https://openalex.org/I113428412","display_name":"\u00c9cole Normale Sup\u00e9rieure de Lyon","ror":"https://ror.org/04zmssz18","country_code":"FR","type":"education","lineage":["https://openalex.org/I113428412","https://openalex.org/I203339264"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Florent de Dinechin","raw_affiliation_strings":["LIP, projet Ar\u00e9naire, ENS de Lyon, Lyon Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP, projet Ar\u00e9naire, ENS de Lyon, Lyon Cedex, France","institution_ids":["https://openalex.org/I113428412"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010739346","display_name":"Bogdan Pasca","orcid":"https://orcid.org/0000-0002-5454-4375"},"institutions":[{"id":"https://openalex.org/I113428412","display_name":"\u00c9cole Normale Sup\u00e9rieure de Lyon","ror":"https://ror.org/04zmssz18","country_code":"FR","type":"education","lineage":["https://openalex.org/I113428412","https://openalex.org/I203339264"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bogdan Pasca","raw_affiliation_strings":["LIP, projet Ar\u00e9naire, ENS de Lyon, Lyon Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP, projet Ar\u00e9naire, ENS de Lyon, Lyon Cedex, France","institution_ids":["https://openalex.org/I113428412"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051617831","display_name":"Radu Tudoran","orcid":null},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Radu Tudoran","raw_affiliation_strings":["Technical University of Cluj-Napoca, Romania","Technical University of Cluj- Napoca, Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]},{"raw_affiliation_string":"Technical University of Cluj- Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":9.6192,"has_fulltext":false,"cited_by_count":65,"citation_normalized_percentile":{"value":0.98491403,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"38","issue":"4","first_page":"73","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.791580319404602},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7803589105606079},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7459440231323242},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6824209690093994},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6793172955513},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6609193086624146},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.6552855968475342},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6245140433311462},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.597062885761261},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40076494216918945},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3932170867919922},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3369870185852051},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22588256001472473},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17888161540031433}],"concepts":[{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.791580319404602},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7803589105606079},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7459440231323242},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6824209690093994},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6793172955513},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6609193086624146},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.6552855968475342},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6245140433311462},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.597062885761261},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40076494216918945},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3932170867919922},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3369870185852051},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22588256001472473},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17888161540031433},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1926367.1926380","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1926367.1926380","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.185.3722","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.185.3722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2010-HEART-Multipliers.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:ensl-00475781v2","is_oa":true,"landing_page_url":"https://ens-lyon.hal.science/ensl-00475781","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Highly Efficient Accelerators and Reconfigurable Technologies, Jun 2010, Tsukuba, Japan","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:ensl-00475781v2","is_oa":true,"landing_page_url":"https://ens-lyon.hal.science/ensl-00475781","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Highly Efficient Accelerators and Reconfigurable Technologies, Jun 2010, Tsukuba, Japan","raw_type":"Conference papers"},"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W114677020","https://openalex.org/W605824955","https://openalex.org/W1505002463","https://openalex.org/W1593114929","https://openalex.org/W1605642036","https://openalex.org/W1861262881","https://openalex.org/W1971868176","https://openalex.org/W2065034362","https://openalex.org/W2067222823","https://openalex.org/W2086487817","https://openalex.org/W2107166538","https://openalex.org/W2115002670","https://openalex.org/W2121332089","https://openalex.org/W2124879637","https://openalex.org/W2207050309","https://openalex.org/W2487430748","https://openalex.org/W2916844179","https://openalex.org/W6759416110"],"related_works":["https://openalex.org/W3150370983","https://openalex.org/W2239119680","https://openalex.org/W1564887326","https://openalex.org/W3150959508","https://openalex.org/W2116803521","https://openalex.org/W2773283032","https://openalex.org/W1571090276","https://openalex.org/W3215589575","https://openalex.org/W1973800584","https://openalex.org/W2185760795"],"abstract_inverted_index":{"The":[0,65],"implementation":[1,138],"of":[2,17,48,62,67,87,96],"high-precision":[3],"floating-point":[4,18],"applications":[5],"on":[6],"reconfigurable":[7],"hardware":[8,81,89],"requires":[9],"large":[10],"multipliers.":[11,19,112],"Full":[12],"multipliers":[13,50,54,69,90],"are":[14,29],"the":[15,45,52,59,97,122,127,142],"core":[16],"Truncated":[20],"multipliers,":[21],"trading":[22],"resources":[23],"for":[24],"a":[25,36,73,77,80],"well-controlled":[26],"accuracy":[27],"degradation,":[28],"useful":[30],"building":[31],"blocks":[32,61],"in":[33,58,141],"situations":[34],"where":[35,76],"full":[37,109],"multiplier":[38],"is":[39,70,104,139],"not":[40],"needed.":[41],"This":[42,101],"work":[43],"studies":[44],"automated":[46],"generation":[47],"such":[49,68],"using":[51],"embedded":[53],"and":[55,83,91,130],"adders":[56],"present":[57],"DSP":[60,98],"current":[63],"FPGAs.":[64],"optimization":[66],"expressed":[71],"as":[72],"tiling":[74,102],"problem,":[75],"tile":[78],"represents":[79],"multiplier,":[82],"super-tiles":[84],"represent":[85],"combinations":[86],"several":[88],"adders,":[92],"making":[93],"efficient":[94],"use":[95],"internal":[99],"resources.":[100],"technique":[103],"shown":[105],"to":[106,108],"adapt":[107],"or":[110],"truncated":[111],"It":[113],"addresses":[114],"arbitrary":[115],"precisions":[116],"including":[117],"single,":[118],"double":[119],"but":[120],"also":[121],"quadruple":[123],"precision":[124],"introduced":[125],"by":[126,133],"IEEE-754-2008":[128],"standard":[129],"currently":[131],"unsupported":[132],"processor":[134],"hardware.":[135],"An":[136],"open-source":[137],"provided":[140],"FloPoCo":[143],"project.":[144]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":9}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}