{"id":"https://openalex.org/W1998817598","doi":"https://doi.org/10.1145/1926367.1926372","title":"An FPGA-based fast classifier with high generalization property","display_name":"An FPGA-based fast classifier with high generalization property","publication_year":2010,"publication_date":"2010-09-14","ids":{"openalex":"https://openalex.org/W1998817598","doi":"https://doi.org/10.1145/1926367.1926372","mag":"1998817598"},"language":"en","primary_location":{"id":"doi:10.1145/1926367.1926372","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1926367.1926372","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027003640","display_name":"Tadayoshi Horita","orcid":null},"institutions":[{"id":"https://openalex.org/I31618427","display_name":"Tokyo Polytechnic University","ror":"https://ror.org/035kpke84","country_code":"JP","type":"education","lineage":["https://openalex.org/I31618427"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadayoshi Horita","raw_affiliation_strings":["Polytechnic University, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnic University, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I31618427"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081542211","display_name":"Itsuo Takanami","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Itsuo Takanami","raw_affiliation_strings":["National College of Technology in former times, Iwate, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National College of Technology in former times, Iwate, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08544003,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"38","issue":"4","first_page":"21","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9854999780654907,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7373620867729187},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.724709689617157},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6987574100494385},{"id":"https://openalex.org/keywords/generalization","display_name":"Generalization","score":0.6694749593734741},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6370819211006165},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6021422147750854},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5307618975639343},{"id":"https://openalex.org/keywords/classifier","display_name":"Classifier (UML)","score":0.5136293768882751},{"id":"https://openalex.org/keywords/property","display_name":"Property (philosophy)","score":0.47060427069664},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.44245651364326477},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3718489408493042},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.359932541847229},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3573372960090637},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3517484962940216},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.34051454067230225},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3361750543117523},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.23024332523345947},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14509427547454834}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7373620867729187},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.724709689617157},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6987574100494385},{"id":"https://openalex.org/C177148314","wikidata":"https://www.wikidata.org/wiki/Q170084","display_name":"Generalization","level":2,"score":0.6694749593734741},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6370819211006165},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6021422147750854},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5307618975639343},{"id":"https://openalex.org/C95623464","wikidata":"https://www.wikidata.org/wiki/Q1096149","display_name":"Classifier (UML)","level":2,"score":0.5136293768882751},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.47060427069664},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.44245651364326477},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3718489408493042},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.359932541847229},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3573372960090637},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3517484962940216},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.34051454067230225},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3361750543117523},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23024332523345947},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14509427547454834},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1926367.1926372","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1926367.1926372","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},{"id":"mag:2909846925","is_oa":false,"landing_page_url":"https://www.ieice.org/ken/paper/20110303O04p/eng/","pdf_url":null,"source":{"id":"https://openalex.org/S4306512848","display_name":"IEICE Technical Report; IEICE Tech. Rep.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEICE Technical Report; IEICE Tech. Rep.","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1544247435","https://openalex.org/W1603515040","https://openalex.org/W1971289987","https://openalex.org/W2042089999","https://openalex.org/W2051641145","https://openalex.org/W2098606213","https://openalex.org/W2100715851","https://openalex.org/W2164897426"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2148697719"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,26,41,64],"scheme":[4],"to":[5,51],"implement":[6],"classifiers":[7,15,37],"with":[8],"high":[9],"generalization":[10,72],"properties":[11],"on":[12,25,63],"FPGAs.":[13],"The":[14],"consist":[16],"of":[17,71],"only":[18],"combinational":[19],"logic":[20],"circuits,":[21],"which":[22,34],"are":[23,38,67],"based":[24,62],"simple":[27],"concept,":[28],"and":[29,57,78],"the":[30,36],"VHDL":[31,45],"source":[32],"files":[33],"describe":[35],"generated":[39],"by":[40],"C-language":[42],"function,":[43],"tuning":[44],"notations":[46],"for":[47],"adders":[48],"in":[49,69],"them":[50],"reduce":[52],"both":[53],"its":[54],"hardware":[55,74],"size":[56],"computation":[58,76],"time.":[59],"Simulation":[60],"results":[61],"character":[65],"recognition":[66],"shown":[68],"terms":[70],"property,":[73],"size,":[75],"time,":[77],"electricity":[79],"consumption.":[80]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}