{"id":"https://openalex.org/W2021358990","doi":"https://doi.org/10.1145/1882486.1882519","title":"Divide and discriminate","display_name":"Divide and discriminate","publication_year":2009,"publication_date":"2009-10-19","ids":{"openalex":"https://openalex.org/W2021358990","doi":"https://doi.org/10.1145/1882486.1882519","mag":"2021358990"},"language":"en","primary_location":{"id":"doi:10.1145/1882486.1882519","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1882486.1882519","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056667178","display_name":"Domenico Ficara","orcid":"https://orcid.org/0009-0009-0203-331X"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Domenico Ficara","raw_affiliation_strings":["University of Pisa, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021026284","display_name":"Stefano Giordano","orcid":"https://orcid.org/0000-0002-1408-7528"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefano Giordano","raw_affiliation_strings":["University of Pisa, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103517707","display_name":"Sailesh Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I2250955327","display_name":"Huawei Technologies (China)","ror":"https://ror.org/00cmhce21","country_code":"CN","type":"company","lineage":["https://openalex.org/I2250955327"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sailesh Kumar","raw_affiliation_strings":["Huawei Technology","[Huawei Technology]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawei Technology","institution_ids":["https://openalex.org/I2250955327"]},{"raw_affiliation_string":"[Huawei Technology]","institution_ids":["https://openalex.org/I2250955327"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064871444","display_name":"Bill Lynch","orcid":null},"institutions":[{"id":"https://openalex.org/I2250955327","display_name":"Huawei Technologies (China)","ror":"https://ror.org/00cmhce21","country_code":"CN","type":"company","lineage":["https://openalex.org/I2250955327"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bill Lynch","raw_affiliation_strings":["Huawei Technology","[Huawei Technology]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawei Technology","institution_ids":["https://openalex.org/I2250955327"]},{"raw_affiliation_string":"[Huawei Technology]","institution_ids":["https://openalex.org/I2250955327"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"133","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8285195827484131},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7661653757095337},{"id":"https://openalex.org/keywords/hash-table","display_name":"Hash table","score":0.7378560304641724},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6949615478515625},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.6284416913986206},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.6182212233543396},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6140966415405273},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5668110847473145},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.52667635679245},{"id":"https://openalex.org/keywords/load-balancing","display_name":"Load balancing (electrical power)","score":0.4523128867149353},{"id":"https://openalex.org/keywords/distributed-hash-table","display_name":"Distributed hash table","score":0.4438266456127167},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.164835125207901},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1501932144165039},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10301733016967773},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08562836050987244}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8285195827484131},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7661653757095337},{"id":"https://openalex.org/C67388219","wikidata":"https://www.wikidata.org/wiki/Q207440","display_name":"Hash table","level":3,"score":0.7378560304641724},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6949615478515625},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.6284416913986206},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.6182212233543396},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6140966415405273},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5668110847473145},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.52667635679245},{"id":"https://openalex.org/C138959212","wikidata":"https://www.wikidata.org/wiki/Q1806783","display_name":"Load balancing (electrical power)","level":3,"score":0.4523128867149353},{"id":"https://openalex.org/C2780224649","wikidata":"https://www.wikidata.org/wiki/Q863506","display_name":"Distributed hash table","level":3,"score":0.4438266456127167},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.164835125207901},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1501932144165039},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10301733016967773},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08562836050987244},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1882486.1882519","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1882486.1882519","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:arpi.unipi.it:11568/130021","is_oa":false,"landing_page_url":"http://hdl.handle.net/11568/130021","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.75,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W104648112","https://openalex.org/W200005393","https://openalex.org/W1576397915","https://openalex.org/W1602427779","https://openalex.org/W1967569591","https://openalex.org/W1977610499","https://openalex.org/W1981203765","https://openalex.org/W2000598482","https://openalex.org/W2019340605","https://openalex.org/W2047619746","https://openalex.org/W2052207834","https://openalex.org/W2059879891","https://openalex.org/W2061468734","https://openalex.org/W2069074882","https://openalex.org/W2069817080","https://openalex.org/W2076162755","https://openalex.org/W2091323212","https://openalex.org/W2097571405","https://openalex.org/W2114471387","https://openalex.org/W2117140035","https://openalex.org/W2117702591","https://openalex.org/W2125770033","https://openalex.org/W2136836627","https://openalex.org/W2138768227","https://openalex.org/W2139084641","https://openalex.org/W2139418336","https://openalex.org/W2146005787","https://openalex.org/W2147900802","https://openalex.org/W2154829922","https://openalex.org/W2157529519","https://openalex.org/W2165621523","https://openalex.org/W2169100094","https://openalex.org/W2752885492","https://openalex.org/W2912437396","https://openalex.org/W2913618476","https://openalex.org/W3145128584","https://openalex.org/W3210155469","https://openalex.org/W4210896998","https://openalex.org/W4236135525","https://openalex.org/W6634463810","https://openalex.org/W6680778602"],"related_works":["https://openalex.org/W2360647157","https://openalex.org/W1591638986","https://openalex.org/W2078737901","https://openalex.org/W1566134492","https://openalex.org/W1701068577","https://openalex.org/W2102755235","https://openalex.org/W2358163560","https://openalex.org/W2134623410","https://openalex.org/W2403753337","https://openalex.org/W4206576403"],"abstract_inverted_index":{"Exact":[0],"and":[1,53,59,67,75,82],"approximate":[2],"membership":[3],"lookups":[4,61],"are":[5,20,62],"among":[6],"the":[7,46,55,65],"most":[8],"widely":[9],"used":[10,22],"primitives":[11],"in":[12,45],"a":[13],"number":[14],"of":[15,69],"network":[16],"applications.":[17],"Hash":[18],"tables":[19],"commonly":[21],"to":[23,64],"implement":[24],"these":[25],"primitive":[26],"functions":[27],"as":[28,73],"they":[29],"provide":[30],"O(1)":[31],"operations":[32],"at":[33,39],"moderate":[34],"load":[35],"(table":[36],"occupancy).":[37],"However,":[38],"high":[40],"load,":[41],"collisions":[42],"become":[43],"prevalent":[44],"table,":[47],"which":[48],"makes":[49],"lookup":[50],"highly":[51,79],"non-deterministic":[52,60],"reduces":[54],"average":[56],"performance.":[57],"Slow":[58],"detrimental":[63],"performance":[66],"scalability":[68],"modern":[70],"platforms":[71],"such":[72],"ASIC/FPGA":[74],"multi-core":[76],"that":[77],"use":[78],"parallel":[80],"compute":[81],"memory":[83],"structures.":[84]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2016-06-24T00:00:00"}