{"id":"https://openalex.org/W1969137635","doi":"https://doi.org/10.1145/1882486.1882508","title":"A lock-free, cache-efficient shared ring buffer for multi-core architectures","display_name":"A lock-free, cache-efficient shared ring buffer for multi-core architectures","publication_year":2009,"publication_date":"2009-10-19","ids":{"openalex":"https://openalex.org/W1969137635","doi":"https://doi.org/10.1145/1882486.1882508","mag":"1969137635"},"language":"en","primary_location":{"id":"doi:10.1145/1882486.1882508","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1882486.1882508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012129385","display_name":"Patrick P. C. Lee","orcid":"https://orcid.org/0000-0002-4501-4364"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Patrick P. C. Lee","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong","The Chinese University of Hong Kong, Hong Kong#TAB#"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong#TAB#","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111494272","display_name":"Tian Bu","orcid":null},"institutions":[{"id":"https://openalex.org/I1322087612","display_name":"Alcatel Lucent (Germany)","ror":"https://ror.org/00c5mwp75","country_code":"DE","type":"company","lineage":["https://openalex.org/I1322087612"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tian Bu","raw_affiliation_strings":["Alcatel-Lucent, Bell Laboratories"],"affiliations":[{"raw_affiliation_string":"Alcatel-Lucent, Bell Laboratories","institution_ids":["https://openalex.org/I1322087612"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088379548","display_name":"Girish Chandranmenon","orcid":null},"institutions":[{"id":"https://openalex.org/I1322087612","display_name":"Alcatel Lucent (Germany)","ror":"https://ror.org/00c5mwp75","country_code":"DE","type":"company","lineage":["https://openalex.org/I1322087612"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Girish Chandranmenon","raw_affiliation_strings":["Alcatel-Lucent, Bell Laboratories"],"affiliations":[{"raw_affiliation_string":"Alcatel-Lucent, Bell Laboratories","institution_ids":["https://openalex.org/I1322087612"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5012129385"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.7915,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.71751357,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"78","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8328744173049927},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6319944858551025},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.6300291419029236},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5797659158706665},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5317192077636719},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.47700977325439453},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.4749044179916382},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4700896739959717},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.4520473778247833},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.43985307216644287},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.4393533766269684},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3695543706417084},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3635392189025879},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3398702144622803},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2958446741104126}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8328744173049927},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6319944858551025},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.6300291419029236},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5797659158706665},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5317192077636719},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.47700977325439453},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.4749044179916382},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4700896739959717},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.4520473778247833},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.43985307216644287},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.4393533766269684},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3695543706417084},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3635392189025879},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3398702144622803},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2958446741104126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1882486.1882508","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1882486.1882508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2082526136","https://openalex.org/W2128294826","https://openalex.org/W2132334337"],"related_works":["https://openalex.org/W1615383022","https://openalex.org/W2340180648","https://openalex.org/W2103667109","https://openalex.org/W2022666014","https://openalex.org/W2337418885","https://openalex.org/W2995515486","https://openalex.org/W2079303253","https://openalex.org/W2085237598","https://openalex.org/W2159870643","https://openalex.org/W4207012101"],"abstract_inverted_index":{"We":[0],"propose":[1],"MCRingBuffer,":[2],"a":[3,59],"lock-free,":[4],"cache-efficient":[5],"shared":[6],"ring":[7,70],"buffer":[8],"that":[9,56],"provides":[10],"fast":[11],"data":[12,33],"accesses":[13,34],"among":[14],"threads":[15],"running":[16],"in":[17,82],"multi-core":[18,53,86],"architectures.":[19],"MCRingBuffer":[20,57,76,84],"seeks":[21],"to":[22,64,88],"reduce":[23],"the":[24,37],"cost":[25],"of":[26,40,62,75],"inter-core":[27],"communication":[28],"by":[29],"allowing":[30],"concurrent":[31,68],"lock-free":[32,69],"and":[35],"improving":[36],"cache":[38],"locality":[39],"accessing":[41],"control":[42],"variables":[43],"used":[44],"for":[45],"thread":[46],"synchronization.":[47],"Evaluation":[48],"on":[49],"an":[50],"Intel":[51],"Xeon":[52],"machine":[54],"shows":[55],"achieves":[58],"throughput":[60],"gain":[61],"up":[63],"4.9x":[65],"over":[66],"existing":[67],"buffers.":[71],"A":[72],"motivating":[73],"application":[74],"is":[77],"parallel":[78],"network":[79],"traffic":[80],"monitoring,":[81],"which":[83],"facilitates":[85],"architectures":[87],"process":[89],"packets":[90],"at":[91],"line":[92],"rate.":[93]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}