{"id":"https://openalex.org/W1968686941","doi":"https://doi.org/10.1145/1880037.1880040","title":"Design exploration of hybrid caches with disparate memory technologies","display_name":"Design exploration of hybrid caches with disparate memory technologies","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W1968686941","doi":"https://doi.org/10.1145/1880037.1880040","mag":"1968686941"},"language":"en","primary_location":{"id":"doi:10.1145/1880037.1880040","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1880037.1880040","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1880037.1880040","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1880037.1880040","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100837627","display_name":"Xiaoxia Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoxia Wu","raw_affiliation_strings":["The Pennsylvania State University, Park, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University, Park, PA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108050345","display_name":"Jian Li","orcid":"https://orcid.org/0000-0002-5239-9469"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jian Li","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX","IBM Austin Research Laboratory, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008977627","display_name":"Lixin Zhang","orcid":"https://orcid.org/0000-0001-6799-3586"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lixin Zhang","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX","IBM Austin Research Laboratory, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073521684","display_name":"Evan W. Speight","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Evan Speight","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX","IBM Austin Research Laboratory, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113994263","display_name":"Ram Rajamony","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Rajamony","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX","IBM Austin Research Laboratory, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["The Pennsylvania State University, Park, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University, Park, PA","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9961,"has_fulltext":true,"cited_by_count":34,"citation_normalized_percentile":{"value":0.86856111,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"7","issue":"3","first_page":"1","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8367680311203003},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7683870792388916},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5873422622680664},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.513256311416626},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5012683868408203},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.49283766746520996},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4920360743999481},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.44921305775642395},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.44514933228492737},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.4277246594429016},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.42511221766471863},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3502802848815918},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2279176414012909},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.15307924151420593}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8367680311203003},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7683870792388916},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5873422622680664},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.513256311416626},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5012683868408203},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.49283766746520996},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4920360743999481},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.44921305775642395},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.44514933228492737},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.4277246594429016},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.42511221766471863},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3502802848815918},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2279176414012909},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.15307924151420593}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1880037.1880040","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1880037.1880040","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1880037.1880040","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-134040","is_oa":false,"landing_page_url":"https://repository.hkust.edu.hk/ir/Record/1783.1-134040","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":{"id":"doi:10.1145/1880037.1880040","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1880037.1880040","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1880037.1880040","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G113870084","display_name":null,"funder_award_id":"7.03E+19","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5530168811","display_name":"HoDoo:  Holistic Design of On-chip Interconnects","funder_award_id":"0702617","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6901979050","display_name":"ADAMS: Architecture and Design Automation for 3D Multi-core Systems","funder_award_id":"0903432","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8117051612","display_name":"CSR: Medium: Collaborative Research: Providing Predictable Timing for Task Migration in Embedded Multi-Core Environments (TiME-ME)","funder_award_id":"0905365","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1968686941.pdf","grobid_xml":"https://content.openalex.org/works/W1968686941.grobid-xml"},"referenced_works_count":57,"referenced_works":["https://openalex.org/W1967869476","https://openalex.org/W1978187377","https://openalex.org/W1982398126","https://openalex.org/W1987131925","https://openalex.org/W2005961863","https://openalex.org/W2008904077","https://openalex.org/W2023264348","https://openalex.org/W2035156756","https://openalex.org/W2035429180","https://openalex.org/W2041610138","https://openalex.org/W2047043979","https://openalex.org/W2048588974","https://openalex.org/W2064037464","https://openalex.org/W2084007230","https://openalex.org/W2099856791","https://openalex.org/W2102449048","https://openalex.org/W2102727118","https://openalex.org/W2112121929","https://openalex.org/W2113512876","https://openalex.org/W2117324528","https://openalex.org/W2117816012","https://openalex.org/W2118749070","https://openalex.org/W2119428232","https://openalex.org/W2120649339","https://openalex.org/W2122636510","https://openalex.org/W2122764141","https://openalex.org/W2126372249","https://openalex.org/W2126394324","https://openalex.org/W2131054871","https://openalex.org/W2131413854","https://openalex.org/W2132099976","https://openalex.org/W2132668926","https://openalex.org/W2133965199","https://openalex.org/W2135393827","https://openalex.org/W2139239342","https://openalex.org/W2143285027","https://openalex.org/W2143807959","https://openalex.org/W2145021036","https://openalex.org/W2148831941","https://openalex.org/W2153215457","https://openalex.org/W2156159026","https://openalex.org/W2157909358","https://openalex.org/W2160428323","https://openalex.org/W2169875292","https://openalex.org/W2171148960","https://openalex.org/W2543205889","https://openalex.org/W2913245236","https://openalex.org/W3008756550","https://openalex.org/W3139689176","https://openalex.org/W4236957397","https://openalex.org/W4237131533","https://openalex.org/W4238736745","https://openalex.org/W4247641071","https://openalex.org/W4249112804","https://openalex.org/W4249366341","https://openalex.org/W4254071613","https://openalex.org/W6666384160"],"related_works":["https://openalex.org/W2734782074","https://openalex.org/W2114386333","https://openalex.org/W2133489088","https://openalex.org/W2098406302","https://openalex.org/W2363769136","https://openalex.org/W2031173804","https://openalex.org/W4252570104","https://openalex.org/W2217292995","https://openalex.org/W2897450889","https://openalex.org/W2541463506"],"abstract_inverted_index":{"Traditional":[0],"multilevel":[1],"SRAM-based":[2,71],"cache":[3,121,132,152,222,250],"hierarchies,":[4],"especially":[5],"in":[6,16,28,50,60,74,126,130,278],"the":[7,75,95,105,128,176,225,245,259,268,298],"context":[8],"of":[9,77,94,107,119,137,151,160,170,178,232,253],"chip":[10,261],"multiprocessors":[11],"(CMPs),":[12],"present":[13],"many":[14],"challenges":[15],"area":[17,227],"requirements,":[18],"core--to--cache":[19],"balance,":[20],"power":[21,84,186,279],"consumption,":[22],"and":[23,46,82,115,141,174,185,287],"design":[24,208,223,239],"complexity.":[25],"New":[26],"advancements":[27],"technology":[29,100,257],"enable":[30],"caches":[31],"to":[32,91,102,274,297],"be":[33,135,154],"built":[34],"from":[35],"other":[36],"technologies,":[37],"such":[38],"as":[39],"Embedded":[40],"DRAM":[41],"(EDRAM),":[42],"Magnetic":[43],"RAM":[44,48],"(MRAM),":[45],"Phase-change":[47],"(PRAM),":[49],"both":[51],"2D":[52],"chips":[53],"or":[54,143],"3D":[55,249],"stacked":[56],"chips.":[57],"Caches":[58],"fabricated":[59],"these":[61],"technologies":[62],"offer":[63,103],"dramatically":[64],"different":[65,162,171],"power-performance":[66],"characteristics":[67,97],"when":[68],"compared":[69],"with":[70],"caches,":[72],"particularly":[73],"areas":[76],"access":[78],"latency,":[79],"cell":[80],"density,":[81],"overall":[83],"consumption.":[85],"In":[86,295],"this":[87],"article,":[88],"we":[89,203,303],"propose":[90],"take":[92],"advantage":[93],"best":[96],"that":[98,196,205],"each":[99,159],"has":[101,197],"through":[104],"use":[106],"Hybrid":[108],"Cache":[109],"Architecture":[110],"(HCA)":[111],"designs.":[112,310],"We":[113,165,270],"discuss":[114],"evaluate":[116,305],"two":[117],"types":[118],"hybrid":[120],"architectures:":[122],"intercache-Level":[123],"HCA":[124,145,172,190],"(LHCA),":[125],"which":[127],"levels":[129],"a":[131,148,161,168,193,211,218,230,275,282],"hierarchy":[133],"can":[134,153,209],"made":[136],"disparate":[138],"memory":[139,163,256],"technologies;":[140],"intracache-level":[142],"cache-Region-based":[144],"(RHCA),":[146],"where":[147],"single":[149],"level":[150],"partitioned":[155],"into":[156],"multiple":[157],"regions,":[158],"technology.":[164],"have":[166],"studied":[167],"number":[169],"architectures":[173],"explored":[175],"potential":[177],"hardware":[179],"support":[180],"for":[181,290],"intracache":[182],"data":[183],"movement":[184],"consumption":[187,280],"management":[188],"within":[189,258],"caches.":[191],"Utilizing":[192],"full-system":[194],"simulator":[195],"been":[198],"validated":[199],"against":[200],"real":[201],"hardware,":[202],"demonstrate":[204],"an":[206],"LHCA":[207],"provide":[210],"geometric":[212],"mean":[213],"6%":[214],"IPC":[215,242,265],"improvement":[216,243,266],"over":[217,244,267,281],"baseline":[219,283],"3-level":[220],"SRAM":[221],"under":[224],"same":[226,260],"constraint":[228],"across":[229],"collection":[231],"30":[233],"workloads.":[234],"A":[235,247],"more":[236],"aggressive":[237],"RHCA-based":[238],"provides":[240],"10%":[241],"baseline.":[246,269],"2-layer":[248],"stack":[251],"(3DHCA)":[252],"high":[254],"density":[255],"footprint":[262],"gives":[263],"16%":[264],"also":[271,293],"achieve":[272],"up":[273],"72%":[276],"reduction":[277],"SRAM-only":[284],"design.":[285],"Energy-delay":[286],"thermal":[288],"evaluation":[289],"3DHCA":[291],"are":[292],"presented.":[294],"addition":[296],"fast-slow":[299],"region":[300,307],"based":[301,308],"RHCA,":[302],"further":[304],"read-write":[306],"RHCA":[309]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}