{"id":"https://openalex.org/W2168249578","doi":"https://doi.org/10.1145/1878961.1879001","title":"A holistic approach to network-on-chip synthesis","display_name":"A holistic approach to network-on-chip synthesis","publication_year":2010,"publication_date":"2010-10-24","ids":{"openalex":"https://openalex.org/W2168249578","doi":"https://doi.org/10.1145/1878961.1879001","mag":"2168249578"},"language":"en","primary_location":{"id":"doi:10.1145/1878961.1879001","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878961.1879001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030268644","display_name":"Glenn Leary","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Glenn Leary","raw_affiliation_strings":["Arizona State University, Tempe, USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109416106","display_name":"Karam S. Chatha","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karam S. Chatha","raw_affiliation_strings":["Arizona State University, Tempe, USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030268644"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":1.7806,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.86750776,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arity","display_name":"Arity","score":0.8011149168014526},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7159514427185059},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.694962739944458},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.668079674243927},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5419453382492065},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.49764683842658997},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.4444950819015503},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42316025495529175},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41570985317230225},{"id":"https://openalex.org/keywords/deadlock-prevention-algorithms","display_name":"Deadlock prevention algorithms","score":0.4156060516834259},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4113939702510834},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.3784012198448181},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.35676199197769165},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35131844878196716}],"concepts":[{"id":"https://openalex.org/C110546421","wikidata":"https://www.wikidata.org/wiki/Q1315869","display_name":"Arity","level":2,"score":0.8011149168014526},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7159514427185059},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.694962739944458},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.668079674243927},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5419453382492065},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.49764683842658997},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.4444950819015503},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42316025495529175},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41570985317230225},{"id":"https://openalex.org/C113429609","wikidata":"https://www.wikidata.org/wiki/Q4060699","display_name":"Deadlock prevention algorithms","level":3,"score":0.4156060516834259},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4113939702510834},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.3784012198448181},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.35676199197769165},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35131844878196716},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1878961.1879001","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878961.1879001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1974843053","https://openalex.org/W2091362832","https://openalex.org/W2123905442","https://openalex.org/W2125263353","https://openalex.org/W2132249049","https://openalex.org/W2133953582","https://openalex.org/W2146258657","https://openalex.org/W2164703619","https://openalex.org/W3004540582","https://openalex.org/W3145128584","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2050076411","https://openalex.org/W2001478969","https://openalex.org/W1542183432","https://openalex.org/W2360686363","https://openalex.org/W1900787600","https://openalex.org/W2136552483","https://openalex.org/W2166954426","https://openalex.org/W2117224408","https://openalex.org/W3137070212","https://openalex.org/W2379911191"],"abstract_inverted_index":{"Application":[0],"specific":[1],"Network-on-Chip":[2],"(NoC)":[3],"architectures":[4],"have":[5],"emerged":[6],"as":[7,98],"a":[8,55],"leading":[9],"technology":[10],"to":[11,64,78,110],"address":[12,26,65],"the":[13,91,106,138,143],"communication":[14,36,118],"woes":[15],"of":[16,93,104,142],"multi-processor":[17],"System-on-Chip":[18],"architectures.":[19],"Synthesis":[20],"approaches":[21],"for":[22,58,157],"custom":[23],"NoC":[24,59,112],"must":[25],"several":[27],"requirements":[28,68],"including":[29],"cumulative":[30],"bandwidth":[31,46,168],"and":[32,43,47,87,124,140,170],"transaction":[33],"level":[34],"(TL)":[35],"requirements,":[37,165,169],"multiple":[38,159],"application":[39,167],"use-cases,":[40],"deadlock":[41],"avoidance,":[42],"router":[44],"port":[45,172],"arity":[48,173],"constraints.":[49,174],"In":[50,102],"this":[51],"paper":[52],"we":[53],"present":[54],"holistic":[56],"algorithm":[57],"synthesis":[60],"which":[61],"is":[62,76,108],"able":[63,77,109],"all":[66],"these":[67],"together":[69],"in":[70],"an":[71,99],"integrated":[72],"manner.":[73],"The":[74],"approach":[75],"generate":[79,111],"designs":[80,113],"that":[81],"consume":[82],"minimum":[83],"dynamic":[84],"power":[85],"consumption,":[86],"at":[88],"most":[89],"twice":[90],"number":[92],"routers":[94],"(and":[95],"leakage":[96],"power)":[97],"optimal":[100],"solution.":[101],"terms":[103],"performance":[105],"technique":[107,145],"with":[114,148],"very":[115],"low":[116,126],"average":[117],"latencies":[119],"(verified":[120],"by":[121,146],"actual":[122],"simulations)":[123],"equally":[125],"standard":[127],"deviation":[128],"(jitter)":[129],"while":[130],"utilizing":[131],"simple":[132],"best":[133],"effort":[134],"routers.":[135],"We":[136],"evaluated":[137],"effectiveness":[139],"quality":[141],"proposed":[144],"comparisons":[147],"two":[149],"existing":[150],"approaches.":[151],"Extensive":[152],"experimental":[153],"results":[154],"are":[155],"presented":[156],"synthetic/realistic":[158],"use":[160],"case":[161],"applications,":[162],"cumulative/transaction":[163],"traffic":[164],"increasing":[166],"different":[171]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}