{"id":"https://openalex.org/W2553858107","doi":"https://doi.org/10.1145/1878961.1878993","title":"An introduction to the SystemC synthesis subset standard","display_name":"An introduction to the SystemC synthesis subset standard","publication_year":2010,"publication_date":"2010-10-24","ids":{"openalex":"https://openalex.org/W2553858107","doi":"https://doi.org/10.1145/1878961.1878993","mag":"2553858107"},"language":"en","primary_location":{"id":"doi:10.1145/1878961.1878993","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878961.1878993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004215191","display_name":"Philippe Coussy","orcid":"https://orcid.org/0000-0002-7222-5271"},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Philippe Coussy","raw_affiliation_strings":["Universit\u00e9 de Bretagne-Sud, Lorient, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Bretagne-Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052483871","display_name":"Andr\u00e9s Takach","orcid":"https://orcid.org/0000-0003-2366-2667"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andres Takach","raw_affiliation_strings":["Mentor Graphics, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026247419","display_name":"Michael McNamara","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael McNamara","raw_affiliation_strings":["Cadence, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cadence, San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":null,"display_name":"Mike Meredith","orcid":null},"institutions":[{"id":"https://openalex.org/I4210164920","display_name":"Forte (United States)","ror":"https://ror.org/05h0yx811","country_code":"US","type":"company","lineage":["https://openalex.org/I4210164920"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Meredith","raw_affiliation_strings":["Forte Design Systems, Redmond, WA, USA"],"affiliations":[{"raw_affiliation_string":"Forte Design Systems, Redmond, WA, USA","institution_ids":["https://openalex.org/I4210164920"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004215191"],"corresponding_institution_ids":["https://openalex.org/I2802204017"],"apc_list":null,"apc_paid":null,"fwci":0.5054,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.70291136,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"183","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9067927598953247},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.764491081237793},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7422589659690857},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6815837621688843},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5908262133598328},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5831046104431152},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4866412580013275},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4693893790245056},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.40655845403671265},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31352299451828003},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11767324805259705},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11131361126899719}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9067927598953247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.764491081237793},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7422589659690857},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6815837621688843},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5908262133598328},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5831046104431152},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4866412580013275},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4693893790245056},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.40655845403671265},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31352299451828003},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11767324805259705},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11131361126899719},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1878961.1878993","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878961.1878993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00593039v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00593039","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2010, Oct 2010, United States","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1604677972","https://openalex.org/W2171318521"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W3206586607","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W1831349210","https://openalex.org/W2133642747","https://openalex.org/W1603163876","https://openalex.org/W2141175904"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"offers":[3],"the":[4,8,14,17,40],"prospect":[5],"of":[6,16,24],"improving":[7],"productivity":[9],"digital":[10],"system":[11,33],"design":[12,34,41,46],"and":[13,43],"quality":[15],"resulting":[18],"implementations.":[19],"Designing":[20],"at":[21],"higher":[22],"levels":[23],"abstraction":[25],"is":[26],"a":[27],"natural":[28],"way":[29],"for":[30,36,44],"coping":[31],"with":[32],"complexity,":[35],"verifying":[37],"earlier":[38],"in":[39],"process":[42],"increasing":[45],"reuse":[47],"[1][2][7].":[48]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}