{"id":"https://openalex.org/W2550406932","doi":"https://doi.org/10.1145/1878961.1878978","title":"Optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applications","display_name":"Optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applications","publication_year":2010,"publication_date":"2010-10-24","ids":{"openalex":"https://openalex.org/W2550406932","doi":"https://doi.org/10.1145/1878961.1878978","mag":"2550406932"},"language":"en","primary_location":{"id":"doi:10.1145/1878961.1878978","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878961.1878978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035736924","display_name":"Haris Javaid","orcid":"https://orcid.org/0009-0008-3472-0803"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Haris Javaid","raw_affiliation_strings":["University of New South Wales, Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007568851","display_name":"Xin He","orcid":"https://orcid.org/0000-0002-2163-8172"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Xin He","raw_affiliation_strings":["University of New South Wales, Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077613152","display_name":"Aleksander Ignjatovic","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Aleksander Ignjatovic","raw_affiliation_strings":["University of New South Wales, Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030042327","display_name":"Sri Parameswaran","orcid":"https://orcid.org/0000-0003-0435-9080"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sri Parameswaran","raw_affiliation_strings":["University of New South Wales, Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5035736924"],"corresponding_institution_ids":["https://openalex.org/I31746571"],"apc_list":null,"apc_paid":null,"fwci":2.5269,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.90559018,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9390770196914673},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8636422753334045},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6207201480865479},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6185243725776672},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6131508350372314},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5739631652832031},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5139362215995789},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4994208812713623},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48324713110923767},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47141191363334656},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4617604911327362},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.45217186212539673},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3722248375415802},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10941889882087708},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.10346969962120056}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9390770196914673},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8636422753334045},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6207201480865479},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6185243725776672},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6131508350372314},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5739631652832031},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5139362215995789},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4994208812713623},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48324713110923767},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47141191363334656},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4617604911327362},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.45217186212539673},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3722248375415802},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10941889882087708},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10346969962120056},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1878961.1878978","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878961.1878978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W585220756","https://openalex.org/W1993991287","https://openalex.org/W2010148814","https://openalex.org/W2101631461","https://openalex.org/W2103990427","https://openalex.org/W2108662993","https://openalex.org/W2108824541","https://openalex.org/W2110550622","https://openalex.org/W2122633835","https://openalex.org/W2122781161","https://openalex.org/W2124422907","https://openalex.org/W2129919720","https://openalex.org/W2135456815","https://openalex.org/W2137845679","https://openalex.org/W2138192715","https://openalex.org/W2142524277","https://openalex.org/W2145484487","https://openalex.org/W2147947594","https://openalex.org/W2150007533","https://openalex.org/W2153559035","https://openalex.org/W2153798033","https://openalex.org/W2162097970","https://openalex.org/W2164215436","https://openalex.org/W2165028753","https://openalex.org/W2169631713","https://openalex.org/W2891425818","https://openalex.org/W3132670815","https://openalex.org/W3143298614","https://openalex.org/W4244452576","https://openalex.org/W4250893533","https://openalex.org/W6684905265"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W3043614744","https://openalex.org/W2105957719","https://openalex.org/W1973069902","https://openalex.org/W4294611724","https://openalex.org/W2124403023"],"abstract_inverted_index":{"A":[0],"streaming":[1,47],"application,":[2],"characterized":[3],"by":[4,69],"a":[5,20,28,38,56,63,83],"kernel":[6],"that":[7],"can":[8,16],"be":[9,17],"broken":[10],"down":[11],"into":[12],"independent":[13],"tasks":[14],"which":[15],"executed":[18],"in":[19],"pipelined":[21,39,57,84],"fashion,":[22],"inherently":[23],"allows":[24],"its":[25],"implementation":[26],"on":[27,51],"pipeline":[29],"of":[30,46,54,65,82,91],"Application":[31],"Specific":[32],"Instruction":[33],"set":[34],"Processors":[35],"(ASIPs),":[36],"called":[37],"MPSoC.":[40],"The":[41],"latency":[42],"and":[43,72,74],"throughput":[44],"requirements":[45],"applications":[48],"put":[49],"constraints":[50],"the":[52,79,88],"design":[53,80],"such":[55],"MPSoC,":[58],"where":[59],"each":[60],"ASIP":[61,92],"has":[62],"number":[64],"available":[66],"configurations":[67,93],"differing":[68],"additional":[70],"instructions,":[71],"instruction":[73],"data":[75],"cache":[76],"sizes.":[77],"Thus,":[78],"space":[81],"MPSoC":[85],"is":[86],"all":[87],"possible":[89],"combinations":[90],"(design":[94],"points).":[95]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}