{"id":"https://openalex.org/W2554510265","doi":"https://doi.org/10.1145/1878961.1878966","title":"Intermediate fabrics","display_name":"Intermediate fabrics","publication_year":2010,"publication_date":"2010-10-24","ids":{"openalex":"https://openalex.org/W2554510265","doi":"https://doi.org/10.1145/1878961.1878966","mag":"2554510265"},"language":"en","primary_location":{"id":"doi:10.1145/1878961.1878966","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878961.1878966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027192362","display_name":"James Coole","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"James Coole","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027192362"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":5.4931,"has_fulltext":false,"cited_by_count":88,"citation_normalized_percentile":{"value":0.96424786,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.8230570554733276},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7700479030609131},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7660826444625854},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7200684547424316},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6729539036750793},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6504915356636047},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5972456932067871},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5913992524147034},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45996126532554626},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.45376622676849365},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34842556715011597},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2730885148048401},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1739155352115631}],"concepts":[{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.8230570554733276},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7700479030609131},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7660826444625854},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7200684547424316},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6729539036750793},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6504915356636047},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5972456932067871},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5913992524147034},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45996126532554626},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.45376622676849365},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34842556715011597},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2730885148048401},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1739155352115631}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1878961.1878966","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878961.1878966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W101494604","https://openalex.org/W1572929635","https://openalex.org/W1887556625","https://openalex.org/W1971061874","https://openalex.org/W1972887087","https://openalex.org/W2024080903","https://openalex.org/W2030922743","https://openalex.org/W2048672904","https://openalex.org/W2048845789","https://openalex.org/W2051498260","https://openalex.org/W2062435236","https://openalex.org/W2076639376","https://openalex.org/W2084478983","https://openalex.org/W2103581911","https://openalex.org/W2104449965","https://openalex.org/W2118676287","https://openalex.org/W2120413316","https://openalex.org/W2121303892","https://openalex.org/W2127430515","https://openalex.org/W2134422574","https://openalex.org/W2135521851","https://openalex.org/W2136150370","https://openalex.org/W2138946897","https://openalex.org/W2139637699","https://openalex.org/W2142401087","https://openalex.org/W2154209144","https://openalex.org/W2159741920","https://openalex.org/W2160291305","https://openalex.org/W2161640626","https://openalex.org/W2170116489","https://openalex.org/W2220804834","https://openalex.org/W2275304190","https://openalex.org/W2499911861"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W107105315","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2027972911","https://openalex.org/W1966837078","https://openalex.org/W2542684176","https://openalex.org/W2772067181","https://openalex.org/W2184011203"],"abstract_inverted_index":{"Although":[0],"hardware/software":[1],"partitioning":[2],"of":[3,33,58,95,109,142,150,173,182,196,203,208,216],"embedded":[4],"applications":[5],"onto":[6],"FPGAs":[7,152],"is":[8],"widely":[9],"known":[10],"to":[11,23,28,50,167,212],"have":[12],"performance":[13,171],"and":[14,52,54,60,66,103,170,180,184,193,205],"power":[15],"advantages,":[16],"FPGA":[17,46],"usage":[18,149],"has":[19],"been":[20],"typically":[21],"limited":[22],"hardware":[24,35],"experts,":[25],"due":[26,49],"largely":[27],"several":[29],"problems:":[30],"1)":[31],"difficulty":[32],"integrating":[34],"design":[36,47],"tools":[37,65],"into":[38],"well-established":[39],"software":[40,135,154],"tool":[41],"flows,":[42],"2)":[43],"increasingly":[44],"lengthy":[45],"iterations":[48],"placement":[51,102,183,192],"routing,":[53],"3)":[55],"a":[56],"lack":[57],"portability":[59,117],"interoperability":[61],"resulting":[62],"from":[63,134],"device/platform-specific":[64],"bitfiles.":[67],"In":[68,156],"this":[69,157],"paper,":[70,158],"we":[71,159],"directly":[72],"address":[73],"the":[74,107,123,140,174],"last":[75],"two":[76],"problems":[77,145],"by":[78,105,146,153],"introducing":[79],"intermediate":[80,124,137,161],"fabrics,":[81],"which":[82,210],"are":[83],"virtual":[84,175],"reconfigurable":[85],"architectures":[86,163],"specialized":[87],"for":[88],"different":[89],"application":[90],"domains,":[91],"implemented":[92],"on":[93,131],"top":[94],"commercial-off-the-shelf":[96],"devices.":[97],"Such":[98],"specialization":[99,165],"enables":[100],"near-instantaneous":[101],"routing":[104,194],"hiding":[106],"complexity":[108],"fine-grained":[110],"physical":[111],"devices,":[112],"while":[113,177],"also":[114],"enabling":[115,147],"circuit":[116],"across":[118],"all":[119,143],"devices":[120],"that":[121],"implement":[122],"fabric.":[125],"When":[126],"combined":[127],"with":[128,198],"existing":[129],"work":[130],"runtime":[132],"synthesis":[133],"binaries,":[136],"fabrics":[138],"reduce":[139],"effects":[141],"three":[144],"transparent":[148],"COTS":[151],"designers.":[155],"explore":[160],"fabric":[162,176],"using":[164],"techniques":[166],"minimize":[168],"area":[169,201],"overhead":[172,202,207],"maximizing":[178],"routability":[179],"speedup":[181,195],"routing.":[185],"We":[186],"present":[187],"results":[188],"showing":[189],"an":[190,199,213],"average":[191,200,214],"554x,":[197],"10%":[204],"clock":[206],"18%,":[209],"corresponds":[211],"frequency":[215],"195":[217],"MHz.":[218]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":15},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":10},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}