{"id":"https://openalex.org/W2059064321","doi":"https://doi.org/10.1145/1878921.1878952","title":"Vertical stealing","display_name":"Vertical stealing","publication_year":2010,"publication_date":"2010-10-24","ids":{"openalex":"https://openalex.org/W2059064321","doi":"https://doi.org/10.1145/1878921.1878952","mag":"2059064321"},"language":"en","primary_location":{"id":"doi:10.1145/1878921.1878952","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878921.1878952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1171910","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Andrea Marongiu","raw_affiliation_strings":["University of Bologna, Bologna, Italy","University of Bologna , Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna , Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029053093","display_name":"Paolo Burgio","orcid":"https://orcid.org/0000-0003-1954-7201"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Burgio","raw_affiliation_strings":["University of Bologna, Bologna, Italy","University of Bologna , Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna , Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["University of Bologna, Bologna, Italy","University of Bologna , Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna , Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5061145921"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.8805,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.77416067,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"207","last_page":"216"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8447297811508179},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6316672563552856},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5996898412704468},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.5972940921783447},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5895869135856628},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5449475646018982},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.511559784412384},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4796655476093292},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.47797200083732605},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.45075130462646484},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.42257726192474365},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3720717430114746},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3532591164112091},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.24250158667564392},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19527947902679443},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.08659988641738892}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8447297811508179},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6316672563552856},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5996898412704468},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5972940921783447},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5895869135856628},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5449475646018982},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.511559784412384},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4796655476093292},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.47797200083732605},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.45075130462646484},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.42257726192474365},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3720717430114746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3532591164112091},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.24250158667564392},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19527947902679443},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.08659988641738892},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1878921.1878952","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878921.1878952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/96002","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/96002","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1171910","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171910","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:zenodo.org:3438298","is_oa":true,"landing_page_url":"https://zenodo.org/record/3438298","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1171910","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171910","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1912043041","https://openalex.org/W1976922833","https://openalex.org/W2002907208","https://openalex.org/W2028641195","https://openalex.org/W2082499523","https://openalex.org/W2084903759","https://openalex.org/W2092388465","https://openalex.org/W2094134703","https://openalex.org/W2100212269","https://openalex.org/W2102316705","https://openalex.org/W2103227834","https://openalex.org/W2107304970","https://openalex.org/W2122473394","https://openalex.org/W2128020218","https://openalex.org/W2131413854","https://openalex.org/W2143807959","https://openalex.org/W2152217648","https://openalex.org/W2153215457","https://openalex.org/W2159192094","https://openalex.org/W3139689176","https://openalex.org/W3147007208"],"related_works":["https://openalex.org/W1976244802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2122646225","https://openalex.org/W2547220881","https://openalex.org/W1603816627","https://openalex.org/W3140615508","https://openalex.org/W2532617734"],"abstract_inverted_index":{"In":[0,36],"this":[1],"paper":[2],"we":[3,65,102],"address":[4],"the":[5,85,88,110],"issue":[6],"of":[7,109],"efficient":[8],"doall":[9],"workload":[10,64,101],"distribution":[11],"on":[12,51],"a":[13,54,67,71,78],"embedded":[14],"3D":[15,17],"MPSoC.":[16],"stacking":[18],"technology":[19],"enables":[20],"low":[21],"latency":[22],"and":[23,62,80],"high":[24,60],"bandwidth":[25],"access":[26],"to":[27,84,106],"multiple,":[28],"large":[29],"memory":[30,56,75],"banks":[31],"in":[32,77],"close":[33],"spatial":[34],"proximity.":[35],"our":[37],"implementation":[38],"one":[39,46],"silicon":[40],"layer":[41],"contains":[42],"multiple":[43],"processors,":[44],"whereas":[45],"or":[47],"more":[48],"DRAM":[49],"layers":[50],"top":[52],"host":[53],"NUMA":[55],"subsystem.":[57],"To":[58],"obtain":[59],"locality":[61],"balanced":[63],"consider":[66],"two-step":[68],"approach.":[69],"First,":[70],"compiler":[72],"pass":[73],"analyzes":[74],"references":[76],"loop":[79,96],"schedules":[81],"each":[82],"iteration":[83],"processor":[86],"owning":[87],"most":[89],"frequently":[90],"accessed":[91],"data.":[92],"Second,":[93],"if":[94],"locality-aware":[95],"parallelization":[97],"has":[98],"generated":[99],"unbalanced":[100],"allow":[103],"idle":[104],"processors":[105],"execute":[107],"part":[108],"remaining":[111],"work":[112,120],"from":[113],"neighbors":[114],"by":[115],"implementing":[116],"runtime":[117],"support":[118],"for":[119],"stealing.":[121]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2016-06-24T00:00:00"}