{"id":"https://openalex.org/W2068713449","doi":"https://doi.org/10.1145/1878537.1878694","title":"A parallel logic simulation framework","display_name":"A parallel logic simulation framework","publication_year":2010,"publication_date":"2010-04-11","ids":{"openalex":"https://openalex.org/W2068713449","doi":"https://doi.org/10.1145/1878537.1878694","mag":"2068713449"},"language":"en","primary_location":{"id":"doi:10.1145/1878537.1878694","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878537.1878694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2010 Spring Simulation Multiconference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103165863","display_name":"Ziyu Hao","orcid":"https://orcid.org/0000-0003-0277-1776"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ziyu Hao","raw_affiliation_strings":["Jiangnan Institute of Computing Technology, China"],"affiliations":[{"raw_affiliation_string":"Jiangnan Institute of Computing Technology, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101811550","display_name":"Lei Qian","orcid":"https://orcid.org/0000-0003-3580-9566"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Qian","raw_affiliation_strings":["Jiangnan Institute of Computing Technology, China"],"affiliations":[{"raw_affiliation_string":"Jiangnan Institute of Computing Technology, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100442418","display_name":"Hongliang Li","orcid":"https://orcid.org/0000-0002-5825-4156"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongliang Li","raw_affiliation_strings":["Jiangnan Institute of Computing Technology, China"],"affiliations":[{"raw_affiliation_string":"Jiangnan Institute of Computing Technology, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111752284","display_name":"Xianghui Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianghui Xie","raw_affiliation_strings":["Jiangnan Institute of Computing Technology, China"],"affiliations":[{"raw_affiliation_string":"Jiangnan Institute of Computing Technology, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100342359","display_name":"Kun Zhang","orcid":"https://orcid.org/0000-0002-7596-5224"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kun Zhang","raw_affiliation_strings":["Jiangnan Institute of Computing Technology, China"],"affiliations":[{"raw_affiliation_string":"Jiangnan Institute of Computing Technology, China","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103165863"],"corresponding_institution_ids":["https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17562461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.9110493659973145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.856556236743927},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7439506649971008},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7369993925094604},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6745384931564331},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.628747820854187},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.5222814083099365},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.49964022636413574},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4387098252773285},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.42136022448539734},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.35904431343078613},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3443007171154022},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32625383138656616},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22706806659698486},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21140220761299133},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11324363946914673}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.9110493659973145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.856556236743927},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7439506649971008},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7369993925094604},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6745384931564331},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.628747820854187},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.5222814083099365},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.49964022636413574},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4387098252773285},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.42136022448539734},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.35904431343078613},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3443007171154022},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32625383138656616},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22706806659698486},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21140220761299133},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11324363946914673},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1878537.1878694","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1878537.1878694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2010 Spring Simulation Multiconference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5853161400","display_name":null,"funder_award_id":"2007CB310900","funder_id":"https://openalex.org/F4320321540","funder_display_name":"Ministry of Science and Technology of the People's Republic of China"},{"id":"https://openalex.org/G6242815190","display_name":null,"funder_award_id":"2007AA01Z117","funder_id":"https://openalex.org/F4320321540","funder_display_name":"Ministry of Science and Technology of the People's Republic of China"}],"funders":[{"id":"https://openalex.org/F4320321540","display_name":"Ministry of Science and Technology of the People's Republic of China","ror":"https://ror.org/027s68j25"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W120905807","https://openalex.org/W577679640","https://openalex.org/W2049889899","https://openalex.org/W2060549506","https://openalex.org/W2112049032","https://openalex.org/W2123483967","https://openalex.org/W2139919338","https://openalex.org/W2152106717","https://openalex.org/W2152247556","https://openalex.org/W2168919539","https://openalex.org/W2171182892"],"related_works":["https://openalex.org/W81604946","https://openalex.org/W2393030453","https://openalex.org/W4238487776","https://openalex.org/W4252858011","https://openalex.org/W2167813198","https://openalex.org/W4300851787","https://openalex.org/W2133071611","https://openalex.org/W2097593007","https://openalex.org/W2060776561","https://openalex.org/W2143529626"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,20,76,133],"parallel":[3,26,49,114],"logic":[4,27,67,115,134],"simulation":[5,12,50,68,116,135],"framework":[6,53,117],"aiming":[7],"at":[8],"more":[9],"then":[10],"one":[11],"language,":[13],"not":[14],"only":[15],"some":[16],"special.":[17],"After":[18],"investigating":[19],"number":[21,102],"of":[22,103,112],"research":[23],"issues":[24],"in":[25],"simulation,":[28],"we":[29,64,74],"study":[30],"these":[31],"key":[32],"techniques":[33],"including":[34],"general":[35],"parallelization":[36],"method,":[37],"code":[38],"portioning,":[39],"and":[40,71],"practical":[41],"synchronization":[42],"algorithm.":[43],"Based":[44],"on":[45,56],"ArchSim":[46],"(a":[47],"system-level":[48],"platform),":[51],"the":[52,62,82,93,97,101,113,120,123],"can":[54],"run":[55],"heterogeneous":[57],"computing":[58],"environments.":[59],"By":[60],"using":[61,130],"framework,":[63,132],"parallelize":[65],"two":[66],"languages:":[69],"SystemC":[70],"Verilog.":[72],"Then,":[73],"design":[75],"pipelined":[77],"multi-stage":[78],"benchmark":[79],"to":[80,92,140],"evaluate":[81],"framework.":[83],"Encouraging":[84],"test":[85],"results":[86],"indicate":[87],"that":[88,110],"speedup":[89,111],"gradually":[90],"approaches":[91],"linear":[94],"growth":[95],"with":[96,122],"computation":[98],"complexity":[99],"or":[100],"stages":[104],"increasing.":[105],"Another":[106],"SoC":[107],"application":[108],"shows":[109],"is":[118,137],"almost":[119],"same":[121],"shared-memory":[124],"scheme.":[125],"To":[126],"sum":[127],"up,":[128],"by":[129],"our":[131],"language":[136],"easily":[138],"parallelized":[139],"gain":[141],"an":[142],"excellent":[143],"speedup.":[144]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}