{"id":"https://openalex.org/W2065211018","doi":"https://doi.org/10.1145/1872007.1872047","title":"Load balancing packets on a tile-based massive multi-core processor with S-NUCA","display_name":"Load balancing packets on a tile-based massive multi-core processor with S-NUCA","publication_year":2010,"publication_date":"2010-10-25","ids":{"openalex":"https://openalex.org/W2065211018","doi":"https://doi.org/10.1145/1872007.1872047","mag":"2065211018"},"language":"en","primary_location":{"id":"doi:10.1145/1872007.1872047","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1872007.1872047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032911450","display_name":"Enric Musoll","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125482","display_name":"Clinical Directors Network","ror":"https://ror.org/031acn267","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210125482"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Enric Musoll","raw_affiliation_strings":["ConSentry Networks, Inc","ConSentry Networks, Inc., USA"],"affiliations":[{"raw_affiliation_string":"ConSentry Networks, Inc","institution_ids":["https://openalex.org/I4210125482"]},{"raw_affiliation_string":"ConSentry Networks, Inc., USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5032911450"],"corresponding_institution_ids":["https://openalex.org/I4210125482"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16340347,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8425458669662476},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.7576287388801575},{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.7537556886672974},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7292733788490295},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6021687388420105},{"id":"https://openalex.org/keywords/load-balancing","display_name":"Load balancing (electrical power)","score":0.589438259601593},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5201102495193481},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.4672090411186218},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43970271944999695},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43917930126190186},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.429060697555542},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4226028323173523},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41855093836784363},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.29726189374923706}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8425458669662476},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.7576287388801575},{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.7537556886672974},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7292733788490295},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6021687388420105},{"id":"https://openalex.org/C138959212","wikidata":"https://www.wikidata.org/wiki/Q1806783","display_name":"Load balancing (electrical power)","level":3,"score":0.589438259601593},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5201102495193481},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.4672090411186218},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43970271944999695},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43917930126190186},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.429060697555542},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4226028323173523},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41855093836784363},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.29726189374923706},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1872007.1872047","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1872007.1872047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2114522727","https://openalex.org/W2126372249","https://openalex.org/W3004070104"],"related_works":["https://openalex.org/W4389476319","https://openalex.org/W4250432526","https://openalex.org/W4310584696","https://openalex.org/W2119554178","https://openalex.org/W2101536355","https://openalex.org/W4253767979","https://openalex.org/W4200229993","https://openalex.org/W137057915","https://openalex.org/W2038155434","https://openalex.org/W3017116334"],"abstract_inverted_index":{"In":[0],"massive":[1],"tile-based":[2,117],"multi-core":[3],"architectures,":[4],"it":[5],"is":[6,92],"important":[7],"that":[8],"the":[9,12,34,38,43,47,71,76,86,89],"execution":[10],"of":[11,14,23,46,61,70,85,123],"packets":[13,87,111],"a":[15,21,55,58,62,67,81,106,120],"particular":[16],"flow":[17],"takes":[18],"place":[19],"in":[20,30,75,94,114],"set":[22],"cores":[24,113],"physically":[25],"close":[26],"to":[27,32,37,88,96,100,112],"each":[28],"other":[29],"order":[31,95],"minimize":[33],"average":[35],"latency":[36],"common":[39],"data":[40,73],"structures":[41,74],"across":[42],"local":[44],"caches":[45],"different":[48,72,90],"cores.":[49,124],"An":[50],"static":[51],"NUCA":[52],"implementation":[53,60],"provides":[54],"substrate":[56],"for":[57,108],"cost-effective":[59],"cache":[63],"sharing":[64],"mechanism.":[65],"However,":[66],"careful":[68],"mapping":[69],"system's":[77],"memory,":[78],"along":[79],"with":[80,119],"smart":[82],"load-balancing":[83],"mechanism":[84],"cores,":[91],"fundamental":[93],"avoid":[97],"long":[98],"latencies":[99],"remote":[101],"data.":[102],"This":[103],"work":[104],"proposes":[105],"methodology":[107],"load":[109],"balancing":[110],"an":[115],"S-NUCA":[116],"architecture":[118],"large":[121],"number":[122]},"counts_by_year":[],"updated_date":"2026-02-24T19:35:01.260952","created_date":"2025-10-10T00:00:00"}