{"id":"https://openalex.org/W2117682625","doi":"https://doi.org/10.1145/1863543.1863556","title":"The reduceron reconfigured","display_name":"The reduceron reconfigured","publication_year":2010,"publication_date":"2010-09-27","ids":{"openalex":"https://openalex.org/W2117682625","doi":"https://doi.org/10.1145/1863543.1863556","mag":"2117682625"},"language":"en","primary_location":{"id":"doi:10.1145/1863543.1863556","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1863543.1863556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM SIGPLAN international conference on Functional programming","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020309469","display_name":"Matthew Naylor","orcid":"https://orcid.org/0000-0001-9827-8497"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Matthew Naylor","raw_affiliation_strings":["University of York, York, United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of York, York, United Kingdom","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018902600","display_name":"Colin Runciman","orcid":"https://orcid.org/0000-0002-0151-3233"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Colin Runciman","raw_affiliation_strings":["University of York, York, United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of York, York, United Kingdom","institution_ids":["https://openalex.org/I52099693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020309469"],"corresponding_institution_ids":["https://openalex.org/I52099693"],"apc_list":null,"apc_paid":null,"fwci":2.3528,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.89395049,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12534","display_name":"Protein Degradation and Inhibitors","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8274843692779541},{"id":"https://openalex.org/keywords/graph-reduction","display_name":"Graph reduction","score":0.7909131646156311},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7366765141487122},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.646750271320343},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.6335984468460083},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5269457101821899},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.52200847864151},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5031344294548035},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39861559867858887},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37227004766464233},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.21472406387329102},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14464521408081055},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.07825681567192078},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07146531343460083}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8274843692779541},{"id":"https://openalex.org/C97042676","wikidata":"https://www.wikidata.org/wiki/Q5597097","display_name":"Graph reduction","level":3,"score":0.7909131646156311},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7366765141487122},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.646750271320343},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.6335984468460083},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5269457101821899},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.52200847864151},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5031344294548035},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39861559867858887},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37227004766464233},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.21472406387329102},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14464521408081055},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.07825681567192078},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07146531343460083},{"id":"https://openalex.org/C42383842","wikidata":"https://www.wikidata.org/wiki/Q193076","display_name":"Functional programming","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1863543.1863556","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1863543.1863556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM SIGPLAN international conference on Functional programming","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.184.2486","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.184.2486","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/%7Emfn/reduceron2/report.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W22089940","https://openalex.org/W78774630","https://openalex.org/W157835511","https://openalex.org/W239744916","https://openalex.org/W612237903","https://openalex.org/W1483063167","https://openalex.org/W1543641760","https://openalex.org/W1555915743","https://openalex.org/W1583464938","https://openalex.org/W2000212732","https://openalex.org/W2004340162","https://openalex.org/W2010544633","https://openalex.org/W2063068243","https://openalex.org/W2073904768","https://openalex.org/W2095621310","https://openalex.org/W2160212452","https://openalex.org/W2160667911","https://openalex.org/W2398476954","https://openalex.org/W4251691767","https://openalex.org/W6889710359"],"related_works":["https://openalex.org/W1608806855","https://openalex.org/W2023505575","https://openalex.org/W1850053445","https://openalex.org/W1578204257","https://openalex.org/W2313503008","https://openalex.org/W2047588290","https://openalex.org/W1972912085","https://openalex.org/W2386644492","https://openalex.org/W300950598","https://openalex.org/W2117682625"],"abstract_inverted_index":{"The":[0],"leading":[1],"implementations":[2],"of":[3,68],"graph":[4,47],"reduction":[5,66],"all":[6],"target":[7],"conventional":[8],"processors":[9],"designed":[10,23],"for":[11],"low-level":[12,42],"imperative":[13],"execution.":[14],"In":[15],"this":[16],"paper,":[17],"we":[18],"present":[19,44],"a":[20],"processor":[21,28],"specially":[22],"to":[24,62],"perform":[25],"graph-reduction.":[26],"Our":[27],"--":[29,32],"the":[30,41,60],"Reduceron":[31,61],"is":[33],"implemented":[34],"using":[35],"off-the-shelf":[36],"reconfigurable":[37],"hardware.":[38],"We":[39],"highlight":[40],"parallelism":[43],"in":[45,59],"sequential":[46],"reduction,":[48],"and":[49,54],"show":[50],"how":[51],"parallel":[52],"memories":[53],"dynamic":[55],"analyses":[56],"are":[57],"used":[58],"achieve":[63],"an":[64],"average":[65],"rate":[67],"0.55":[69],"function":[70],"applications":[71],"per":[72],"clock-cycle.":[73]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}