{"id":"https://openalex.org/W2024402038","doi":"https://doi.org/10.1145/1857927.1857931","title":"Design Assurance Strategy and Toolset for Partially Reconfigurable FPGA Systems","display_name":"Design Assurance Strategy and Toolset for Partially Reconfigurable FPGA Systems","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2024402038","doi":"https://doi.org/10.1145/1857927.1857931","mag":"2024402038"},"language":"en","primary_location":{"id":"doi:10.1145/1857927.1857931","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1857927.1857931","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074444574","display_name":"Krzysztof K\u0229pa","orcid":"https://orcid.org/0000-0003-0702-9570"},"institutions":[{"id":"https://openalex.org/I181231927","display_name":"National University of Ireland","ror":"https://ror.org/00shsf120","country_code":"IE","type":"education","lineage":["https://openalex.org/I181231927"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"K. K\u0119pa","raw_affiliation_strings":["National University of Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Ireland","institution_ids":["https://openalex.org/I181231927"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101528290","display_name":"Fearghal Morgan","orcid":"https://orcid.org/0009-0008-7778-2596"},"institutions":[{"id":"https://openalex.org/I181231927","display_name":"National University of Ireland","ror":"https://ror.org/00shsf120","country_code":"IE","type":"education","lineage":["https://openalex.org/I181231927"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"F. Morgan","raw_affiliation_strings":["National University of Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Ireland","institution_ids":["https://openalex.org/I181231927"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061351359","display_name":"Krzysztof Ko\u015bciuszkiewicz","orcid":null},"institutions":[{"id":"https://openalex.org/I181231927","display_name":"National University of Ireland","ror":"https://ror.org/00shsf120","country_code":"IE","type":"education","lineage":["https://openalex.org/I181231927"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"K. Ko\u015bciuszkiewicz","raw_affiliation_strings":["National University of Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Ireland","institution_ids":["https://openalex.org/I181231927"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002356784","display_name":"L. Braun","orcid":"https://orcid.org/0009-0009-3191-5696"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"L. Braun","raw_affiliation_strings":["Universit\u00e4t Karlsruhe Institute of Technology (KIT)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e4t Karlsruhe Institute of Technology (KIT)","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108437484","display_name":"Michael H\u00fcbner","orcid":"https://orcid.org/0000-0002-1790-3869"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. H\u00fcbner","raw_affiliation_strings":["Universit\u00e4t Karlsruhe Institute of Technology (KIT)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e4t Karlsruhe Institute of Technology (KIT)","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Becker","raw_affiliation_strings":["Universit\u00e4t Karlsruhe Institute of Technology (KIT)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e4t Karlsruhe Institute of Technology (KIT)","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5074444574"],"corresponding_institution_ids":["https://openalex.org/I181231927"],"apc_list":null,"apc_paid":null,"fwci":1.77,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.85473821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"4","issue":"1","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.838044285774231},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.722469687461853},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.700325071811676},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.6643332242965698},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6325608491897583},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5477452278137207},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.518300473690033},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5159373879432678},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.4607907235622406},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4483989179134369},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4326986074447632},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.43245846033096313},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.4148680567741394},{"id":"https://openalex.org/keywords/scripting-language","display_name":"Scripting language","score":0.41398629546165466},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2768400311470032}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.838044285774231},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.722469687461853},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.700325071811676},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.6643332242965698},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6325608491897583},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5477452278137207},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.518300473690033},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5159373879432678},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.4607907235622406},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4483989179134369},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4326986074447632},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.43245846033096313},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.4148680567741394},{"id":"https://openalex.org/C61423126","wikidata":"https://www.wikidata.org/wiki/Q187432","display_name":"Scripting language","level":2,"score":0.41398629546165466},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2768400311470032},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1857927.1857931","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1857927.1857931","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W48964853","https://openalex.org/W1483629210","https://openalex.org/W1541663547","https://openalex.org/W1546566926","https://openalex.org/W1571632936","https://openalex.org/W1588862729","https://openalex.org/W1603515040","https://openalex.org/W1741636081","https://openalex.org/W1985951079","https://openalex.org/W1991497933","https://openalex.org/W2021705882","https://openalex.org/W2082507415","https://openalex.org/W2110186061","https://openalex.org/W2111608568","https://openalex.org/W2116453623","https://openalex.org/W2122711125","https://openalex.org/W2127713294","https://openalex.org/W2128105056","https://openalex.org/W2129487136","https://openalex.org/W2130972909","https://openalex.org/W2133138773","https://openalex.org/W2133897781","https://openalex.org/W2149899545","https://openalex.org/W2153102141","https://openalex.org/W2162245332","https://openalex.org/W2170267084","https://openalex.org/W2543545674","https://openalex.org/W2613360538","https://openalex.org/W4214544044","https://openalex.org/W4241904697","https://openalex.org/W4252485253"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W1587494897","https://openalex.org/W2385174725","https://openalex.org/W2169674017","https://openalex.org/W3103981520","https://openalex.org/W2188443807","https://openalex.org/W1497726515","https://openalex.org/W2770508556","https://openalex.org/W200972441","https://openalex.org/W2038220260"],"abstract_inverted_index":{"The":[0,142,202],"growth":[1],"of":[2,16,49,98,105,135,144,155,207,212,221],"the":[3,68,112,116,125,136,139,156,177,199,205,222],"Reconfigurable":[4,41],"Computing":[5],"(RC)":[6],"systems":[7,78],"community":[8],"exposes":[9],"diverse":[10],"requirements":[11],"with":[12],"regard":[13],"to":[14,171,194,198],"functionality":[15],"Electronic":[17],"Design":[18,83],"Automation":[19],"(EDA)":[20],"tools.":[21,64],"Low-level":[22],"design":[23,35,50,118,137,161],"tools":[24,45,91],"are":[25],"increasingly":[26],"required":[27],"for":[28,46,58,70,93,159,175,209],"RC":[29],"bitstream":[30,62],"debugging":[31],"and":[32,60,79,89,96,121,124,215,219],"IP":[33,72,187],"core":[34,73,188],"assurance,":[36],"particularly":[37],"in":[38,192],"multiparty":[39],"Partially":[40],"(PR)":[42],"designs.":[43,100,226],"While":[44],"low-level":[47,71,94],"analysis":[48,63,95,211],"netlists":[51],"do":[52],"exist,":[53],"there":[54],"is":[55,146],"increasing":[56],"demand":[57],"automated":[59],"customisable":[61],"This":[65],"article":[66],"discusses":[67],"need":[69],"verification":[74,97,220],"within":[75,138],"PR-enabled":[76],"FPGA":[77,99,114,140,173],"reports":[80],"FDAT":[81,101,145,163,208],"(FPGA":[82],"Analysis":[84],"Tool),":[85],"a":[86,103],"versatile,":[87],"modular":[88],"open":[90],"framework":[92],"provides":[102],"set":[104],"high-level":[106],"Application":[107],"Programming":[108],"Interfaces":[109],"(APIs)":[110],"abstracting":[111],"Xilinx":[113],"fabric,":[115],"implemented":[117],"(e.g.,":[119],"placed":[120],"routed":[122],"netlist)":[123],"related":[126],"bitstream.":[127],"A":[128],"lightweight":[129],"graphic":[130],"front-end":[131],"allows":[132],"custom":[133],"visualisation":[134],"fabric.":[141],"operation":[143],"governed":[147],"by":[148],"\u201crecipe\u201d":[149],"scripts":[150],"which":[151,184],"support":[152],"rapid":[153],"prototyping":[154],"abstract":[157],"algorithms":[158],"system-level":[160],"verification.":[162],"recipes,":[164],"being":[165],"Python":[166],"scripts,":[167],"can":[168],"be":[169],"ported":[170],"embedded":[172],"systems,":[174],"example,":[176],"previously":[178],"reported":[179],"Secure":[180],"Reconfiguration":[181],"Controller":[182],"(SeReCon)":[183],"enforces":[185],"an":[186],"spatial":[189,223],"isolation":[190,224],"policy":[191],"order":[193],"provide":[195],"run-time":[196],"protection":[197],"PR":[200],"system.":[201],"paper":[203],"illustrates":[204],"application":[206],"bit-pattern":[210],"Virtex-II":[213],"Pro":[214],"Virtex-5":[216],"inter-tile":[217],"routing":[218],"between":[225]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}