{"id":"https://openalex.org/W2067844797","doi":"https://doi.org/10.1145/1854273.1854358","title":"Automatic vector instruction selection for dynamic compilation","display_name":"Automatic vector instruction selection for dynamic compilation","publication_year":2010,"publication_date":"2010-09-11","ids":{"openalex":"https://openalex.org/W2067844797","doi":"https://doi.org/10.1145/1854273.1854358","mag":"2067844797"},"language":"en","primary_location":{"id":"doi:10.1145/1854273.1854358","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108643447","display_name":"Rajkishore Barik","orcid":null},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rajkishore Barik","raw_affiliation_strings":["Rice University, Houston, TX, USA","Computer Science Department, Rice University, 6100 Main Street, Houston, TX 77005, USA"],"affiliations":[{"raw_affiliation_string":"Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]},{"raw_affiliation_string":"Computer Science Department, Rice University, 6100 Main Street, Houston, TX 77005, USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048301900","display_name":"Jisheng Zhao","orcid":"https://orcid.org/0000-0001-5769-4507"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jisheng Zhao","raw_affiliation_strings":["Rice University, Houston, TX, USA","Computer Science Department, Rice University, 6100 Main Street, Houston, TX 77005, USA"],"affiliations":[{"raw_affiliation_string":"Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]},{"raw_affiliation_string":"Computer Science Department, Rice University, 6100 Main Street, Houston, TX 77005, USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043513001","display_name":"Vivek Sarkar","orcid":"https://orcid.org/0000-0002-3433-8830"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek Sarkar","raw_affiliation_strings":["Rice University, Houston, TX, USA","Computer Science Department, Rice University, 6100 Main Street, Houston, TX 77005, USA"],"affiliations":[{"raw_affiliation_string":"Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]},{"raw_affiliation_string":"Computer Science Department, Rice University, 6100 Main Street, Houston, TX 77005, USA","institution_ids":["https://openalex.org/I74775410"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108643447"],"corresponding_institution_ids":["https://openalex.org/I74775410"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.13144454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"573","last_page":"574"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8725510239601135},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8201335668563843},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.7659303545951843},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7559918165206909},{"id":"https://openalex.org/keywords/dynamic-compilation","display_name":"Dynamic compilation","score":0.6579413414001465},{"id":"https://openalex.org/keywords/vectorization","display_name":"Vectorization (mathematics)","score":0.6181250810623169},{"id":"https://openalex.org/keywords/mmx","display_name":"MMX","score":0.5242700576782227},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.48073768615722656},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.46568670868873596},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.44057878851890564},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4284655451774597},{"id":"https://openalex.org/keywords/just-in-time-compilation","display_name":"Just-in-time compilation","score":0.4217360019683838},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3552618622779846},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22934839129447937}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8725510239601135},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8201335668563843},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.7659303545951843},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7559918165206909},{"id":"https://openalex.org/C8767382","wikidata":"https://www.wikidata.org/wiki/Q1058454","display_name":"Dynamic compilation","level":3,"score":0.6579413414001465},{"id":"https://openalex.org/C41681595","wikidata":"https://www.wikidata.org/wiki/Q7917855","display_name":"Vectorization (mathematics)","level":2,"score":0.6181250810623169},{"id":"https://openalex.org/C85918911","wikidata":"https://www.wikidata.org/wiki/Q904336","display_name":"MMX","level":2,"score":0.5242700576782227},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.48073768615722656},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.46568670868873596},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.44057878851890564},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4284655451774597},{"id":"https://openalex.org/C76782552","wikidata":"https://www.wikidata.org/wiki/Q110546","display_name":"Just-in-time compilation","level":3,"score":0.4217360019683838},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3552618622779846},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22934839129447937},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1854273.1854358","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1964647125","https://openalex.org/W1965638741","https://openalex.org/W2005343162","https://openalex.org/W2052129173","https://openalex.org/W2111394443","https://openalex.org/W2156413870"],"related_works":["https://openalex.org/W2086394627","https://openalex.org/W3094026940","https://openalex.org/W168456742","https://openalex.org/W2103362613","https://openalex.org/W3129216300","https://openalex.org/W2061483729","https://openalex.org/W2921326579","https://openalex.org/W3162397251","https://openalex.org/W2067940794","https://openalex.org/W2077103208"],"abstract_inverted_index":{"Accelerating":[0],"program":[1],"performance":[2,135],"via":[3],"short":[4,57],"SIMD":[5,24],"vector":[6,38,46,64,69,100,118],"units":[7],"is":[8,103],"very":[9],"common":[10],"in":[11,26,88,129],"modern":[12],"processors,":[13],"as":[14],"evidenced":[15],"by":[16],"the":[17,37,60,80,89,108],"use":[18],"of":[19,36,58,63,84,91,137],"SSE,":[20],"MMX,":[21],"and":[22,29,52,66,82,111],"AltiVec":[23],"instructions":[25],"multimedia,":[27],"scientific,":[28],"embedded":[30],"applications.":[31],"To":[32],"take":[33],"full":[34,61],"advantage":[35],"capabilities,":[39],"a":[40,92,117],"compiler":[41,94],"needs":[42],"to":[43,139,147],"generate":[44,68],"efficient":[45],"code":[47,70,101],"automatically.":[48],"However,":[49],"most":[50],"commercial":[51],"open-source":[53],"compilers":[54],"still":[55],"fall":[56],"using":[59],"potential":[62],"units,":[65],"only":[67,97],"for":[71],"simple":[72],"loop":[73],"nests.":[74],"In":[75],"this":[76],"poster,":[77],"we":[78,115],"present":[79],"design":[81],"implementation":[83],"an":[85,142],"auto-vectorization":[86],"framework":[87],"back-end":[90],"dynamic":[93,124,131],"that":[95],"not":[96],"generates":[98],"optimized":[99],"but":[102],"also":[104],"well":[105],"integrated":[106],"with":[107],"instruction":[109,119],"scheduler":[110],"register":[112],"allocator.":[113],"Additionally,":[114],"describe":[116],"selection":[120],"algorithm":[121],"based":[122],"on":[123,141],"programming.":[125],"Our":[126],"results":[127],"obtained":[128],"JikesRVM":[130],"compilation":[132],"environment":[133],"show":[134],"improvement":[136],"up":[138],"57.71%":[140],"Intel":[143],"Xeon":[144],"processor,":[145],"compared":[146],"non-vectorized":[148],"execution.":[149]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}