{"id":"https://openalex.org/W2026879017","doi":"https://doi.org/10.1145/1854273.1854357","title":"CoreGenesis","display_name":"CoreGenesis","publication_year":2010,"publication_date":"2010-09-11","ids":{"openalex":"https://openalex.org/W2026879017","doi":"https://doi.org/10.1145/1854273.1854357","mag":"2026879017"},"language":"en","primary_location":{"id":"doi:10.1145/1854273.1854357","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064330876","display_name":"Shantanu Gupta","orcid":"https://orcid.org/0000-0002-9931-1612"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shantanu Gupta","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA","Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110112858","display_name":"Shuguang Feng","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuguang Feng","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA","Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049130587","display_name":"Amin Ansari","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amin Ansari","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA","Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004292742","display_name":"Ganesh Dasika","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ganesh Dasika","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA","Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002075773","display_name":"Scott Mahlke","orcid":"https://orcid.org/0000-0002-0438-0616"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Mahlke","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA","Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5064330876"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.4994,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65645177,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"571","last_page":"572"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7849000692367554},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7832410335540771},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7115507125854492},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6568319797515869},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5970818996429443},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.49673157930374146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3509905934333801},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34322822093963623},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2666943669319153},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.23035088181495667},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14364686608314514}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7849000692367554},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7832410335540771},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7115507125854492},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6568319797515869},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5970818996429443},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.49673157930374146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3509905934333801},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34322822093963623},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2666943669319153},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.23035088181495667},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14364686608314514},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1854273.1854357","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2079942837","https://openalex.org/W2112085716","https://openalex.org/W2114626867","https://openalex.org/W2167556016"],"related_works":["https://openalex.org/W2033778626","https://openalex.org/W2187110187","https://openalex.org/W2026780467","https://openalex.org/W2002371119","https://openalex.org/W2326041751","https://openalex.org/W2084977540","https://openalex.org/W2120726537","https://openalex.org/W3023876411","https://openalex.org/W2084925448","https://openalex.org/W123152114"],"abstract_inverted_index":{"Single-thread":[0],"performance,":[1,66],"power":[2],"efficiency":[3],"and":[4,59,68],"reliability":[5,67],"are":[6],"critical":[7],"design":[8],"challenges":[9],"of":[10,31,75,82,95],"future":[11],"multicore":[12,32],"systems.":[13],"Although":[14],"point":[15],"solutions":[16],"have":[17],"been":[18],"proposed":[19],"to":[20,28,36],"address":[21],"these":[22,39],"issues,":[23],"a":[24,48,73,83,93],"more":[25],"fundamental":[26],"change":[27],"the":[29,78],"fabric":[30,52],"systems":[33],"is":[34],"necessary":[35],"seamlessly":[37],"combat":[38],"challenges.":[40],"Towards":[41],"this":[42,44,76],"end,":[43],"paper":[45,79],"proposes":[46],"CoreGenesis,":[47],"dynamically":[49],"adaptive":[50],"multiprocessor":[51],"that":[53,87],"blurs":[54],"out":[55],"individual":[56],"core":[57],"boundaries,":[58],"encourages":[60],"resource":[61],"sharing":[62],"across":[63],"cores":[64],"for":[65],"customized":[69],"processing.":[70],"Further,":[71],"as":[72],"manifestation":[74],"vision,":[77],"provides":[80],"details":[81],"unified":[84],"performance-reliability":[85],"solution":[86],"can":[88],"assemble":[89],"variable-width":[90],"processors":[91],"from":[92],"network":[94],"(potentially":[96],"broken)":[97],"pipeline":[98],"stage-level":[99],"resources.":[100]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}