{"id":"https://openalex.org/W2039135241","doi":"https://doi.org/10.1145/1854273.1854355","title":"A software-SVM-based transactional memory for multicore accelerator architectures with local memory","display_name":"A software-SVM-based transactional memory for multicore accelerator architectures with local memory","publication_year":2010,"publication_date":"2010-09-11","ids":{"openalex":"https://openalex.org/W2039135241","doi":"https://doi.org/10.1145/1854273.1854355","mag":"2039135241"},"language":"en","primary_location":{"id":"doi:10.1145/1854273.1854355","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100442897","display_name":"Jun Lee","orcid":"https://orcid.org/0000-0003-0992-8473"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jun Lee","raw_affiliation_strings":["Seoul National University, Seoul, South Korea","[School of Computer Science & Engineering, Seoul National University, Korea]"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[School of Computer Science & Engineering, Seoul National University, Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114677150","display_name":"Sangmin Seo","orcid":"https://orcid.org/0000-0002-9515-9836"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangmin Seo","raw_affiliation_strings":["Seoul National University, Seoul, South Korea","[School of Computer Science & Engineering, Seoul National University, Korea]"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[School of Computer Science & Engineering, Seoul National University, Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100767182","display_name":"Jaejin Lee","orcid":"https://orcid.org/0000-0003-4638-8170"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaejin Lee","raw_affiliation_strings":["Seoul National University, Seoul, South Korea","[School of Computer Science & Engineering, Seoul National University, Korea]"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[School of Computer Science & Engineering, Seoul National University, Korea]","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100442897"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.3561,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62448811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"567","last_page":"568"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8681168556213379},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.712396502494812},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6274132132530212},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6161126494407654},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.6153092980384827},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5272281169891357},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.48534074425697327},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4691770374774933},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45829543471336365},{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.4460085332393646},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.44107529520988464},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.43999290466308594},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.43259257078170776},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.41896387934684753},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.41718360781669617},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4137420058250427},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4131563901901245},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4108578562736511},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3992305397987366},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.34875214099884033},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.25335878133773804},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1896114945411682},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.1684296429157257},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.1526743471622467},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.11491042375564575}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8681168556213379},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.712396502494812},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6274132132530212},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6161126494407654},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.6153092980384827},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5272281169891357},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.48534074425697327},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4691770374774933},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45829543471336365},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.4460085332393646},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.44107529520988464},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.43999290466308594},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.43259257078170776},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.41896387934684753},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.41718360781669617},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4137420058250427},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4131563901901245},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4108578562736511},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3992305397987366},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.34875214099884033},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.25335878133773804},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1896114945411682},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.1684296429157257},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.1526743471622467},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.11491042375564575},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1854273.1854355","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W127009360","https://openalex.org/W2000755544","https://openalex.org/W2014665656","https://openalex.org/W2053063891","https://openalex.org/W2092911542","https://openalex.org/W2113751407","https://openalex.org/W2152609355","https://openalex.org/W2171134934"],"related_works":["https://openalex.org/W254684032","https://openalex.org/W2096506606","https://openalex.org/W2145484885","https://openalex.org/W2168550483","https://openalex.org/W2790267391","https://openalex.org/W1975698617","https://openalex.org/W2021535927","https://openalex.org/W1965563745","https://openalex.org/W2378551620","https://openalex.org/W4248376446"],"abstract_inverted_index":{"We":[0,135,161],"propose":[1,137],"a":[2,20,37,149,171],"software":[3,115,122],"transactional":[4],"memory":[5,57,74],"(STM)":[6],"for":[7,81,117,144,170],"heterogeneous":[8,15],"multicores":[9,83],"with":[10,62,180],"small":[11],"local":[12,56],"memory.":[13,65],"The":[14,31,79,121],"multicore":[16,69],"architecture":[17],"consists":[18],"of":[19,67,88,156],"general-purpose":[21],"processor":[22,28,175],"element":[23],"(GPE)":[24],"and":[25,42,76,91,127,133,166,176],"multiple":[26],"accelerator":[27,119],"elements":[29],"(APEs).":[30],"GPE":[32,132],"is":[33,59,110,159],"typically":[34],"backed":[35],"by":[36],"deep,":[38],"on-chip":[39],"cache":[40,44],"hierarchy":[41],"hardware":[43],"coherence.":[45],"On":[46],"the":[47,50,63,86,89,102,118,131,145,154,163,167],"other":[48],"hand,":[49],"APEs":[51],"have":[52],"small,":[53],"explicitly":[54],"addressed":[55],"that":[58],"not":[60],"coherent":[61],"main":[64],"Programmers":[66],"such":[68,82],"architectures":[70],"suffer":[71],"from":[72,105,151],"explicit":[73],"management":[75],"coherence":[77,128],"problems.":[78],"STM":[80],"can":[84],"alleviate":[85],"burden":[87],"programmer":[90,103],"transparently":[92],"handle":[93],"data":[94],"transfers":[95],"at":[96],"run":[97],"time.":[98],"Moreover,":[99],"it":[100],"makes":[101],"free":[104],"controlling":[106],"locks.":[107],"Our":[108],"TM":[109,164],"based":[111],"on":[112],"an":[113,138],"existing":[114],"SVM":[116,123],"architecture.":[120],"exploits":[124],"software-managed":[125],"caches":[126],"protocols":[129],"between":[130],"APEs.":[134],"also":[136],"optimization":[139,168],"technique,":[140],"called":[141],"abort":[142],"prediction,":[143],"TM.":[146],"It":[147],"blocks":[148],"transaction":[150],"running":[152],"until":[153],"chance":[155],"potential":[157],"conflicts":[158],"eliminated.":[160],"implement":[162],"system":[165],"technique":[169],"single":[172],"Cell":[173],"BE":[174],"evaluate":[177],"their":[178],"effectiveness":[179],"six":[181],"compute-intensive":[182],"benchmark":[183],"applications.":[184]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}