{"id":"https://openalex.org/W1966456276","doi":"https://doi.org/10.1145/1854273.1854345","title":"Analyzing cache performance bottlenecks of STM applications and addressing them with compiler's help","display_name":"Analyzing cache performance bottlenecks of STM applications and addressing them with compiler's help","publication_year":2010,"publication_date":"2010-09-11","ids":{"openalex":"https://openalex.org/W1966456276","doi":"https://doi.org/10.1145/1854273.1854345","mag":"1966456276"},"language":"en","primary_location":{"id":"doi:10.1145/1854273.1854345","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854345","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005710090","display_name":"Sandya Mannarswamy","orcid":"https://orcid.org/0000-0002-2871-705X"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sandya S. Mannarswamy","raw_affiliation_strings":["Indian Institute of Science and HP India, Bangalore, India","Indian Institute of Science and HP India, Bangalore, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science and HP India, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"Indian Institute of Science and HP India, Bangalore, India#TAB#","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113510967","display_name":"R. Govindarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Govindarajan","raw_affiliation_strings":["Indian Institute of Science, bangalore, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005710090"],"corresponding_institution_ids":["https://openalex.org/I59270414"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09700893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"547","last_page":"548"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8558629751205444},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7411252856254578},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6383672952651978},{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.568894624710083},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.531681478023529},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5200861692428589},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5188766121864319},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5069087147712708},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.47692200541496277},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.4705498516559601},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.44513118267059326},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4433857798576355},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36622464656829834},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.363007128238678},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34012293815612793},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.29873526096343994},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10716807842254639}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8558629751205444},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7411252856254578},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6383672952651978},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.568894624710083},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.531681478023529},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5200861692428589},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5188766121864319},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5069087147712708},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.47692200541496277},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.4705498516559601},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.44513118267059326},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4433857798576355},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36622464656829834},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.363007128238678},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34012293815612793},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.29873526096343994},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10716807842254639},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1854273.1854345","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854345","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.iisc.ac.in:35908","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1542975293","https://openalex.org/W2163654949"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W273173017","https://openalex.org/W1521238853","https://openalex.org/W2184371594","https://openalex.org/W2801630946","https://openalex.org/W2135365633","https://openalex.org/W1652973653","https://openalex.org/W2152423944","https://openalex.org/W2290179447","https://openalex.org/W1988485265"],"abstract_inverted_index":{"Software":[0],"transactional":[1],"memory":[2,11],"(STM)":[3],"is":[4,98],"a":[5,48,80],"promising":[6],"programming":[7],"paradigm":[8],"for":[9],"shared":[10],"multithreaded":[12],"programs":[13],"as":[14],"an":[15],"alternative":[16],"to":[17,34],"traditional":[18],"lock":[19],"based":[20],"synchronization.":[21],"However":[22],"adoption":[23],"of":[24,51,55,62,105],"STM":[25,56,64,106],"in":[26,100],"mainstream":[27],"software":[28],"has":[29],"been":[30],"quite":[31],"low":[32],"due":[33],"its":[35,39],"considerable":[36],"overheads":[37,91],"and":[38,58,114],"poor":[40],"cache/memory":[41],"performance.":[42,118],"In":[43],"this":[44],"paper,":[45],"we":[46,78],"perform":[47],"detailed":[49],"study":[50],"the":[52,60,67,72,89,102,110],"cache":[53,68,90,103],"behavior":[54,104],"applications":[57,107],"quantify":[59],"impact":[61],"different":[63],"factors":[65],"on":[66,75,92],"misses":[69],"experienced":[70],"by":[71,108],"applications.":[73],"Based":[74],"our":[76],"analysis,":[77],"propose":[79],"compiler":[81],"driven":[82],"Lock-Data":[83],"Colocation":[84],"(LDC),":[85],"targeted":[86],"at":[87],"reducing":[88,109],"STM.":[93],"We":[94],"show":[95],"that":[96],"LDC":[97],"effective":[99],"improving":[101,115],"dcache":[111],"miss":[112],"latency":[113],"execution":[116],"time":[117]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}