{"id":"https://openalex.org/W2053968820","doi":"https://doi.org/10.1145/1854273.1854309","title":"A programmable parallel accelerator for learning and classification","display_name":"A programmable parallel accelerator for learning and classification","publication_year":2010,"publication_date":"2010-09-11","ids":{"openalex":"https://openalex.org/W2053968820","doi":"https://doi.org/10.1145/1854273.1854309","mag":"2053968820"},"language":"en","primary_location":{"id":"doi:10.1145/1854273.1854309","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034416611","display_name":"Srihari Cadambi","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Srihari Cadambi","raw_affiliation_strings":["NEC Laboratories America, Inc., Princeton, NJ, USA","NEC Laboratories America, Inc., 4 Independence Way. Princeton NJ, 08540. USA"],"affiliations":[{"raw_affiliation_string":"NEC Laboratories America, Inc., Princeton, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"NEC Laboratories America, Inc., 4 Independence Way. Princeton NJ, 08540. USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028244358","display_name":"Abhinandan Majumdar","orcid":"https://orcid.org/0009-0002-0032-2299"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Abhinandan Majumdar","raw_affiliation_strings":["NEC Laboratories America, Inc., Princeton, NJ, USA","NEC Laboratories America, Inc., 4 Independence Way. Princeton NJ, 08540. USA"],"affiliations":[{"raw_affiliation_string":"NEC Laboratories America, Inc., Princeton, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"NEC Laboratories America, Inc., 4 Independence Way. Princeton NJ, 08540. USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041520129","display_name":"Michela Becchi","orcid":"https://orcid.org/0000-0001-8353-2915"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michela Becchi","raw_affiliation_strings":["NEC Laboratories America, Inc., Princeton, NJ, USA","NEC Laboratories America, Inc., 4 Independence Way. Princeton NJ, 08540. USA"],"affiliations":[{"raw_affiliation_string":"NEC Laboratories America, Inc., Princeton, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"NEC Laboratories America, Inc., 4 Independence Way. Princeton NJ, 08540. USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042424184","display_name":"Srimat Chakradhar","orcid":"https://orcid.org/0000-0003-3530-3901"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Srimat Chakradhar","raw_affiliation_strings":["NEC Laboratories America, Inc., Princeton, NJ, USA","NEC Laboratories America, Inc., 4 Independence Way. Princeton NJ, 08540. USA"],"affiliations":[{"raw_affiliation_string":"NEC Laboratories America, Inc., Princeton, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"NEC Laboratories America, Inc., 4 Independence Way. Princeton NJ, 08540. USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110182290","display_name":"Hans Peter Graf","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hans Peter Graf","raw_affiliation_strings":["NEC Laboratories America, Inc., Princeton, NJ, USA","NEC Laboratories America, Inc., 4 Independence Way. Princeton NJ, 08540. USA"],"affiliations":[{"raw_affiliation_string":"NEC Laboratories America, Inc., Princeton, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"NEC Laboratories America, Inc., 4 Independence Way. Princeton NJ, 08540. USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5034416611"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":98,"citation_normalized_percentile":{"value":0.72718512,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"273","last_page":"284"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8150807619094849},{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.6729477643966675},{"id":"https://openalex.org/keywords/maple","display_name":"Maple","score":0.6023409962654114},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.5512561798095703},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5252794027328491},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5203309059143066},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.41840609908103943},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4162953197956085},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.41362982988357544},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36342713236808777},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3396455645561218},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33446842432022095},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22422561049461365}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8150807619094849},{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.6729477643966675},{"id":"https://openalex.org/C2780414537","wikidata":"https://www.wikidata.org/wiki/Q42292","display_name":"Maple","level":2,"score":0.6023409962654114},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.5512561798095703},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5252794027328491},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5203309059143066},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.41840609908103943},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4162953197956085},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.41362982988357544},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36342713236808777},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3396455645561218},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33446842432022095},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22422561049461365},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1854273.1854309","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854273.1854309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1512098439","https://openalex.org/W1530262073","https://openalex.org/W1534665966","https://openalex.org/W1990800384","https://openalex.org/W2017279832","https://openalex.org/W2025423507","https://openalex.org/W2033272178","https://openalex.org/W2086485856","https://openalex.org/W2096645269","https://openalex.org/W2108157916","https://openalex.org/W2111993661","https://openalex.org/W2112796928","https://openalex.org/W2117130368","https://openalex.org/W2120432001","https://openalex.org/W2123749980","https://openalex.org/W2127218421","https://openalex.org/W2138763931","https://openalex.org/W2144354855","https://openalex.org/W2147345262","https://openalex.org/W2150593711","https://openalex.org/W2153387583","https://openalex.org/W2159350554","https://openalex.org/W2161238936","https://openalex.org/W2163198250","https://openalex.org/W2169150396","https://openalex.org/W2172212694","https://openalex.org/W2551151849","https://openalex.org/W2554051734","https://openalex.org/W4247913514","https://openalex.org/W6678524678","https://openalex.org/W6682934876","https://openalex.org/W6729687075"],"related_works":["https://openalex.org/W2213533160","https://openalex.org/W4252450863","https://openalex.org/W2467043670","https://openalex.org/W187726678","https://openalex.org/W2051078434","https://openalex.org/W2085105049","https://openalex.org/W3203561460","https://openalex.org/W3009624197","https://openalex.org/W4251138667","https://openalex.org/W2682544458"],"abstract_inverted_index":{"For":[0],"learning":[1],"and":[2,47,82,129,141,181,201],"classification":[3],"workloads":[4],"that":[5,49,203],"operate":[6],"on":[7],"large":[8,63],"amounts":[9,64],"of":[10,65,91,199],"unstructured":[11],"data":[12,24,125,166],"with":[13,23,102,149,165,178],"stringent":[14],"performance":[15,20,164],"constraints,":[16],"general":[17],"purpose":[18],"processor":[19,214],"scales":[21],"poorly":[22],"size.":[25,167],"In":[26],"this":[27,35],"paper,":[28],"we":[29,42],"present":[30],"a":[31,73,99,179,195,209,218],"programmable":[32],"accelerator":[33],"for":[34],"workload":[36],"domain.":[37],"To":[38],"architect":[39],"the":[40,116,123,171,190],"accelerator,":[41,86],"profile":[43],"five":[44],"representative":[45],"workloads,":[46],"find":[48,202],"their":[50],"computationally":[51],"intensive":[52],"portions":[53],"can":[54],"be":[55],"formulated":[56],"as":[57,77],"matrix":[58],"or":[59,132],"vector":[60],"operations":[61],"generating":[62],"intermediate":[66,124],"data,":[67],"which":[68],"are":[69,126],"then":[70],"reduced":[71],"by":[72],"secondary":[74,117],"operation":[75],"such":[76],"array":[78],"ranking,":[79],"finding":[80],"max/min":[81],"aggregation.":[83],"The":[84],"proposed":[85],"called":[87],"MAPLE,":[88],"has":[89],"hundreds":[90],"simple":[92],"processing":[93,110],"elements":[94],"(PEs)":[95],"laid":[96],"out":[97],"in":[98],"two-dimensional":[100],"grid,":[101],"two":[103,156],"key":[104],"features.":[105],"First,":[106],"it":[107,204],"uses":[108,137],"in-memory":[109],"where":[111],"on-chip":[112],"memory":[113,153],"blocks":[114],"perform":[115],"reduction":[118],"operations.":[119],"By":[120],"doing":[121],"so,":[122],"dynamically":[127],"processed":[128],"never":[130],"stored":[131],"sent":[133],"off-chip.":[134],"Second,":[135],"MAPLE":[136,160,172,200],"banked":[138],"off-chip":[139,152],"memory,":[140],"organizes":[142],"its":[143,150,163,175],"PEs":[144],"into":[145],"independent":[146],"groups":[147],"each":[148],"own":[151],"bank.":[154],"These":[155],"features":[157],"together":[158],"allow":[159],"to":[161,184,189],"scale":[162],"This":[168],"paper":[169],"describes":[170],"architecture,":[173],"explores":[174],"design":[176],"space":[177],"simulator,":[180],"illustrates":[182],"how":[183],"automatically":[185],"map":[186],"application":[187],"kernels":[188],"hardware.":[191],"We":[192],"also":[193],"implement":[194],"512-PE":[196],"FPGA":[197],"prototype":[198],"is":[205],"1.5-10x":[206],"faster":[207],"than":[208],"2.5":[210],"GHz":[211],"quad-core":[212],"Xeon":[213],"despite":[215],"running":[216],"at":[217],"modest":[219],"125":[220],"MHz.":[221]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":12},{"year":2018,"cited_by_count":15},{"year":2017,"cited_by_count":17},{"year":2016,"cited_by_count":15},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}