{"id":"https://openalex.org/W2000038726","doi":"https://doi.org/10.1145/1854153.1854167","title":"SwitchCraft","display_name":"SwitchCraft","publication_year":2010,"publication_date":"2010-09-06","ids":{"openalex":"https://openalex.org/W2000038726","doi":"https://doi.org/10.1145/1854153.1854167","mag":"2000038726"},"language":"en","primary_location":{"id":"doi:10.1145/1854153.1854167","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854153.1854167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105354099","display_name":"Vinicius Callegaro","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Callegaro","raw_affiliation_strings":["UFRGS, Porto Alegre - RS, Brazil","[UFRGS, Porto Alegre, RS, Brazil]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre - RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"[UFRGS, Porto Alegre, RS, Brazil]","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068796829","display_name":"Felipe Marques","orcid":"https://orcid.org/0000-0003-1318-9992"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe de Souza Marques","raw_affiliation_strings":["UFRGS, Porto Alegre - RS, Brazil","[UFRGS, Porto Alegre, RS, Brazil]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre - RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"[UFRGS, Porto Alegre, RS, Brazil]","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076611861","display_name":"Carlos Eduardo Klock","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Carlos Eduardo Klock","raw_affiliation_strings":["UFRGS, Porto Alegre - RS, Brazil","[UFRGS, Porto Alegre, RS, Brazil]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre - RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"[UFRGS, Porto Alegre, RS, Brazil]","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014303947","display_name":"Leomar S. da Rosa","orcid":"https://orcid.org/0000-0002-7150-5685"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar Soares da Rosa","raw_affiliation_strings":["UFPel, Pelotas - RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFPel, Pelotas - RS, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["UFRGS, Porto Alegre - RS, Brazil","[UFRGS, Porto Alegre, RS, Brazil]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre - RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"[UFRGS, Porto Alegre, RS, Brazil]","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 I. Reis","raw_affiliation_strings":["UFRGS, Porto Alegre - RS, Brazil","[UFRGS, Porto Alegre, RS, Brazil]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre - RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"[UFRGS, Porto Alegre, RS, Brazil]","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6160427331924438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6152971386909485},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5976922512054443},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5648892521858215},{"id":"https://openalex.org/keywords/disjoint-sets","display_name":"Disjoint sets","score":0.5281760096549988},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5216876864433289},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.513120710849762},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.47705498337745667},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4546811878681183},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.4541061818599701},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.36670202016830444},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.32110482454299927},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28217360377311707},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2213667929172516},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19184228777885437},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1492709517478943},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1389528214931488},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13684296607971191}],"concepts":[{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6160427331924438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6152971386909485},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5976922512054443},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5648892521858215},{"id":"https://openalex.org/C45340560","wikidata":"https://www.wikidata.org/wiki/Q215382","display_name":"Disjoint sets","level":2,"score":0.5281760096549988},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5216876864433289},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.513120710849762},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.47705498337745667},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4546811878681183},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.4541061818599701},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.36670202016830444},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.32110482454299927},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28217360377311707},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2213667929172516},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19184228777885437},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1492709517478943},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1389528214931488},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13684296607971191},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1854153.1854167","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854153.1854167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1518236483","https://openalex.org/W1984588379","https://openalex.org/W2040537281","https://openalex.org/W2069742606","https://openalex.org/W2105789204","https://openalex.org/W2139358663","https://openalex.org/W2143643276","https://openalex.org/W2157024459","https://openalex.org/W2158020817","https://openalex.org/W2159683499","https://openalex.org/W2170230760","https://openalex.org/W2249799569","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W2098419840","https://openalex.org/W2798487558","https://openalex.org/W2121963733","https://openalex.org/W2356714888","https://openalex.org/W2136656113","https://openalex.org/W2066280488","https://openalex.org/W2116334265","https://openalex.org/W2125567818","https://openalex.org/W4321637079"],"abstract_inverted_index":{"SwitchCraft":[0],"framework":[1],"provides":[2],"a":[3],"set":[4],"of":[5,96],"tools":[6],"for":[7,66],"switch":[8,81],"network":[9,82],"and":[10,26,30,48,51,57,71,75,103,106],"logic":[11,18,41,90],"gate":[12],"generation.":[13],"Switch":[14],"networks":[15,33],"corresponding":[16],"to":[17],"functions":[19],"can":[20,34,43,84],"be":[21,35,44,86],"generated":[22],"from":[23,27],"Boolean":[24],"expressions":[25],"BDD.":[28],"Logically":[29],"topologically":[31],"complementary":[32],"derived":[36],"through":[37],"dual-graphs.":[38],"Different":[39],"CMOS":[40],"styles":[42],"obtained,":[45],"e.g.":[46],"single-":[47],"dual-rail,":[49],"static":[50],"dynamic":[52],"topologies,":[53],"with":[54],"disjoint":[55],"planes":[56],"in":[58,98],"PTL-like":[59],"structure":[60],"(with":[61],"shared":[62],"pull-up/pull-down":[63],"structures).":[64],"Estimators":[65],"delay":[67],"propagation,":[68],"layout":[69],"area":[70],"power":[72],"dissipation":[73],"(dynamic":[74],"leakage":[76],"components)":[77],"are":[78],"available.":[79],"The":[80],"profile":[83],"also":[85],"extracted,":[87],"providing":[88],"the":[89,101],"function":[91],"behavior,":[92],"switch/transistor":[93],"count,":[94],"number":[95],"connections":[97],"intra-cell":[99],"nodes,":[100],"longest":[102],"shortest":[104],"paths,":[105],"so":[107],"on.":[108]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2016-06-24T00:00:00"}