{"id":"https://openalex.org/W1997202922","doi":"https://doi.org/10.1145/1854153.1854165","title":"Systematic analysis & optimization of analog/mixed-signal circuits balancing accuracy and design time","display_name":"Systematic analysis & optimization of analog/mixed-signal circuits balancing accuracy and design time","publication_year":2010,"publication_date":"2010-09-06","ids":{"openalex":"https://openalex.org/W1997202922","doi":"https://doi.org/10.1145/1854153.1854165","mag":"1997202922"},"language":"en","primary_location":{"id":"doi:10.1145/1854153.1854165","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854153.1854165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071779814","display_name":"Antonio Colaci","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":true,"raw_author_name":"Antonio Colaci","raw_affiliation_strings":["STMicroelectronics, Milan, Italy","STMicroelectronics, Milan, Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics, Milan, Italy#TAB#","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086992292","display_name":"G. Boarin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]},{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Gianluigi Boarin","raw_affiliation_strings":["STMicroelectronics, Milan, Italy","STMicroelectronics, Milan, Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics, Milan, Italy#TAB#","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018048030","display_name":"Andrea Roggero","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]},{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Andrea Roggero","raw_affiliation_strings":["STMicroelectronics, Milan, Italy","STMicroelectronics, Milan, Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics, Milan, Italy#TAB#","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035279063","display_name":"L. Civardi","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Lorenzo Civardi","raw_affiliation_strings":["STMicroelectronics, Milan, Italy","STMicroelectronics, Milan, Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics, Milan, Italy#TAB#","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069260511","display_name":"C. Roma","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Carlo Roma","raw_affiliation_strings":["MunEDA, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"MunEDA, Milan, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040151658","display_name":"Andreas Ripp","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116354","display_name":"MunEDA (Germany)","ror":"https://ror.org/027pe7w88","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210116354"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Ripp","raw_affiliation_strings":["MunEDA, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"MunEDA, Munich, Germany","institution_ids":["https://openalex.org/I4210116354"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049637242","display_name":"Michael Pronath","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116354","display_name":"MunEDA (Germany)","ror":"https://ror.org/027pe7w88","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210116354"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Pronath","raw_affiliation_strings":["MunEDA, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"MunEDA, Munich, Germany","institution_ids":["https://openalex.org/I4210116354"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040952205","display_name":"G. Strube","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gunter Strube","raw_affiliation_strings":["Blu Business Development, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Blu Business Development, Munich, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5071779814"],"corresponding_institution_ids":["https://openalex.org/I131827901","https://openalex.org/I4210154781"],"apc_list":null,"apc_paid":null,"fwci":0.2174,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58327904,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.7913676500320435},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6791311502456665},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.67790687084198},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6174459457397461},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6011134386062622},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5507999062538147},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.511011004447937},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5062143206596375},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.49133625626564026},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.4755258858203888},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.46246880292892456},{"id":"https://openalex.org/keywords/intuition","display_name":"Intuition","score":0.4513321816921234},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37423330545425415},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.33286377787590027},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.31673216819763184},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2532491683959961},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21585845947265625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19547632336616516},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19375881552696228},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19073432683944702},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1278192400932312},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.1044403612613678}],"concepts":[{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.7913676500320435},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6791311502456665},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.67790687084198},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6174459457397461},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6011134386062622},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5507999062538147},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.511011004447937},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5062143206596375},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.49133625626564026},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.4755258858203888},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.46246880292892456},{"id":"https://openalex.org/C132010649","wikidata":"https://www.wikidata.org/wiki/Q189222","display_name":"Intuition","level":2,"score":0.4513321816921234},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37423330545425415},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.33286377787590027},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31673216819763184},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2532491683959961},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21585845947265625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19547632336616516},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19375881552696228},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19073432683944702},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1278192400932312},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.1044403612613678},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1854153.1854165","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854153.1854165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2044771513","https://openalex.org/W2048801731","https://openalex.org/W2096808535","https://openalex.org/W2126589469","https://openalex.org/W2141001531","https://openalex.org/W2240666373"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W2394022884","https://openalex.org/W2185815555","https://openalex.org/W2071235072","https://openalex.org/W1924227955","https://openalex.org/W4242038055","https://openalex.org/W1493881961","https://openalex.org/W2128579103"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2,38],"we":[3],"will":[4],"demonstrate":[5,82],"the":[6,40,52],"benefits":[7],"of":[8,19,33,71],"systematic":[9,41,85],"circuit":[10],"analysis":[11,45],"and":[12,23,30,46,75],"optimization":[13,47],"applied":[14],"at":[15],"different":[16],"abstraction":[17],"levels":[18],"a":[20,66,72,76],"typical":[21],"analog":[22,57],"mixed-signal":[24],"design":[25,58],"to":[26,81],"address":[27],"market":[28],"requirements":[29],"technical":[31],"challenges":[32],"nanometer":[34],"technology":[35,48],"nodes.":[36],"The":[37],"emphasizes":[39],"approach":[42,59],"using":[43],"automated":[44],"in":[49],"comparison":[50],"with":[51],"still":[53],"widely":[54],"spread":[55],"manual":[56],"led":[60],"by":[61],"designers":[62],"intuition.":[63],"We":[64],"chose":[65],"double":[67],"ring":[68],"oscillator":[69],"consisting":[70],"Main":[73],"PLL":[74,78],"Dither":[77],"as":[79],"example":[80],"how":[83],"such":[84],"methodology":[86],"can":[87],"even":[88],"handle":[89],"large":[90],"circuits":[91]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}