{"id":"https://openalex.org/W2067997320","doi":"https://doi.org/10.1145/1854153.1854156","title":"Performance analysis of dynamic threshold MOS (DTMOS) based 4-input multiplexer switch for low power and high speed FPGA design","display_name":"Performance analysis of dynamic threshold MOS (DTMOS) based 4-input multiplexer switch for low power and high speed FPGA design","publication_year":2010,"publication_date":"2010-09-06","ids":{"openalex":"https://openalex.org/W2067997320","doi":"https://doi.org/10.1145/1854153.1854156","mag":"2067997320"},"language":"en","primary_location":{"id":"doi:10.1145/1854153.1854156","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854153.1854156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101867411","display_name":"Deepak Kumar","orcid":"https://orcid.org/0000-0002-5052-1387"},"institutions":[{"id":"https://openalex.org/I9747756","display_name":"Atal Bihari Vajpayee Indian Institute of Information Technology and Management","ror":"https://ror.org/008b3ap06","country_code":"IN","type":"education","lineage":["https://openalex.org/I9747756"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Deepak Kumar","raw_affiliation_strings":["ABV- Indian Institute of Information Technology and Management, Gwalior, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ABV- Indian Institute of Information Technology and Management, Gwalior, India","institution_ids":["https://openalex.org/I9747756"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100673001","display_name":"Pankaj Kumar","orcid":"https://orcid.org/0000-0001-8594-6302"},"institutions":[{"id":"https://openalex.org/I9747756","display_name":"Atal Bihari Vajpayee Indian Institute of Information Technology and Management","ror":"https://ror.org/008b3ap06","country_code":"IN","type":"education","lineage":["https://openalex.org/I9747756"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pankaj Kumar","raw_affiliation_strings":["ABV- Indian Institute of Information Technology and Management, Gwalior, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ABV- Indian Institute of Information Technology and Management, Gwalior, India","institution_ids":["https://openalex.org/I9747756"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038140573","display_name":"Manisha Pattanaik","orcid":"https://orcid.org/0000-0001-7842-0695"},"institutions":[{"id":"https://openalex.org/I9747756","display_name":"Atal Bihari Vajpayee Indian Institute of Information Technology and Management","ror":"https://ror.org/008b3ap06","country_code":"IN","type":"education","lineage":["https://openalex.org/I9747756"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manisha Pattanaik","raw_affiliation_strings":["ABV- Indian Institute of Information Technology and Management, Gwalior, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ABV- Indian Institute of Information Technology and Management, Gwalior, India","institution_ids":["https://openalex.org/I9747756"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I9747756"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8771276473999023},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6744745969772339},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5730186700820923},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5702329277992249},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4768301546573639},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4613052010536194},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45913487672805786},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4286554157733917},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36164039373397827},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.3192969560623169},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30528903007507324},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22224485874176025},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15397590398788452},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11081832647323608},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.058652907609939575}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8771276473999023},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6744745969772339},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5730186700820923},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5702329277992249},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4768301546573639},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4613052010536194},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45913487672805786},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4286554157733917},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36164039373397827},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.3192969560623169},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30528903007507324},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22224485874176025},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15397590398788452},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11081832647323608},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.058652907609939575},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1854153.1854156","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1854153.1854156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1719300925","https://openalex.org/W1968803376","https://openalex.org/W2037556888","https://openalex.org/W2125469204","https://openalex.org/W2157321309","https://openalex.org/W2162051978","https://openalex.org/W2165788555","https://openalex.org/W2170510975","https://openalex.org/W6637449779"],"related_works":["https://openalex.org/W2258948885","https://openalex.org/W2039899645","https://openalex.org/W2371342700","https://openalex.org/W2327110311","https://openalex.org/W2363059241","https://openalex.org/W3215187042","https://openalex.org/W4233510838","https://openalex.org/W266342242","https://openalex.org/W2100439961","https://openalex.org/W3097021436"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,8],"detailed":[4],"performance":[5,41],"analysis":[6],"of":[7,25,74,102,104,119],"4-input":[9,105],"multiplexer":[10,57],"switch":[11,58],"based":[12,56],"on":[13],"two":[14],"different":[15],"dynamic":[16],"threshold":[17],"MOS":[18],"(DTMOS)":[19],"configurations.":[20],"Proper":[21],"and":[22,44,63,76,84,115,125],"efficient":[23],"sizing":[24],"all":[26],"the":[27,31],"required":[28],"transistors":[29],"in":[30,42,78,86,107,113],"design":[32],"were":[33],"done":[34],"so":[35,110],"as":[36,80,82],"to":[37,52],"achieve":[38],"an":[39,72,111],"improved":[40],"delay":[43,47,79,89,114],"optimum":[45,87],"power":[46,88,124],"product":[48,90],"(PDP).":[49],"As":[50],"compared":[51],"minimum":[53],"size":[54],"DTMOS":[55,62,69],"designs,":[59],"augmenting":[60,64],"transistor":[61,68],"fixed":[65],"reference":[66],"voltage":[67],"designs":[70],"shows":[71],"improvement":[73,112],"12.32%":[75],"11.19%":[77],"well":[81],"8.29%":[83],"8.26%":[85],"(PDP)":[91],"for":[92,122],"Virtex-4":[93],"low":[94,123],"cost":[95],"90":[96],"nm":[97],"FPGA.":[98],"Since":[99],"FPGA":[100,128],"consists":[101],"thousands":[103],"multiplexers":[106],"its":[108],"design,":[109],"PDP":[116],"will":[117],"be":[118],"great":[120],"significant":[121],"high":[126],"speed":[127],"designs.":[129]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}